merged CDC for both channels in one entity, common signals have single CDC; changed LED blinking frequency 5 Hz -> 15 Hz

added AD9512 FUNC control; added FPGA LOOP clock output; fixed AD9512 SPI interface; improved front panel LEDs functionality; added AD9512 reset/sync.

added pulse generator test; reorganized FMC input signals (clock, trigger) parameters; enhanced configuration assert check