- 10 Nov, 2015 3 commits
-
-
Evangelia Gousiou authored
-
Evangelia Gousiou authored
-
Evangelia Gousiou authored
-
- 21 Oct, 2015 2 commits
-
-
Evangelia Gousiou authored
-
Evangelia Gousiou authored
-fmc_masterfip_csr.vhd: macrocyc, turnar and silen counters are 31bits not 32
-
- 16 Oct, 2015 1 commit
-
-
Evangelia Gousiou authored
-
- 15 Oct, 2015 2 commits
-
-
Evangelia Gousiou authored
-
Evangelia Gousiou authored
-
- 13 Oct, 2015 1 commit
-
-
Evangelia Gousiou authored
- added fd_txena signal to WRNC csr - cleanup
-
- 08 Oct, 2015 3 commits
-
-
Tomasz Wlostowski authored
-
Evangelia Gousiou authored
-updated masterfip core: up to 263 frame bytes, corrected core reset, added ext_sync and adc supply signals, ucf. -updated testbench
-
Tomasz Wlostowski authored
-
- 06 Oct, 2015 1 commit
-
-
Tomasz Wlostowski authored
-
- 01 Sep, 2015 2 commits
-
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
-
- 27 Jul, 2015 1 commit
-
-
Tomasz Wlostowski authored
-
- 24 Jul, 2015 1 commit
-
-
Evangelia Gousiou authored
small changes on signals names of fmc_masterfip_csr
-
- 22 Jul, 2015 1 commit
-
-
Evangelia Gousiou authored
also small correction on the rx_regs
-
- 21 Jul, 2015 1 commit
-
-
Evangelia Gousiou authored
-
- 20 Jul, 2015 4 commits
-
-
Evangelia Gousiou authored
-
Evangelia Gousiou authored
-
Evangelia Gousiou authored
-
Evangelia Gousiou authored
-
- 17 Jul, 2015 1 commit
-
-
Evangelia Gousiou authored
-
- 14 Jul, 2015 1 commit
-
-
Evangelia Gousiou authored
new architecture of masterfip; only the ser/des in vhdl and then the WRNC will do all the logic; in this commit there is no WRNC, it is a test design for the ser/des.
-
- 31 Jul, 2014 1 commit
-
-
unknown authored
-
