- 13 Nov, 2015 1 commit
-
-
Wesley W. Terpstra authored
-
- 09 Nov, 2015 1 commit
-
-
Grzegorz Daniluk authored
-
- 05 Nov, 2015 1 commit
-
-
Peter Jansweijer authored
kintex-7 reference design updated such that it can do grand-master mode (putting the DIO card on the CLB FMC connector and inputting 10 MHz and PPS).
-
- 29 Oct, 2015 4 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
built from commit 5eeb579d in wrpc-sw repo
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
- 20 Oct, 2015 2 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
Otherwise we do twice the same write to memory and we permanently lose one nrx_avail. This way, after some time minic may drop frames because it will think its buffer has not enough space (based on nrx_avail value).
-
- 01 Oct, 2015 1 commit
-
-
Grzegorz Daniluk authored
-
- 28 Sep, 2015 4 commits
-
-
Peter Jansweijer authored
-
Peter Jansweijer authored
-
Peter Jansweijer authored
-
Grzegorz Daniluk authored
-
- 02 Sep, 2015 3 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
Not needed since the time we have a t24p measurement procedure.
-
- 01 Sep, 2015 12 commits
-
-
Grzegorz Daniluk authored
-
Peter Jansweijer authored
-
Grzegorz Daniluk authored
Register stores new fields that were added to MCR since MDIO regs can be only 16-bits.
-
Peter Jansweijer authored
added delta delays in phy output signals to line up with the ch#_rx_rbclk_o assignment (purely necessary for proper simulation only)
-
Peter Jansweijer authored
when oob.valid, ep_tx_pcs_16bit should (just as ep_tx_psc_8bit) wait for the U_TX_FIFO to empty in order to catch the proper timestamp for the oob signalled packet.
-
Peter Jansweijer authored
-
Peter Jansweijer authored
-
Peter Jansweijer authored
-
Peter Jansweijer authored
-
Peter Jansweijer authored
-
Peter Jansweijer authored
-
Grzegorz Daniluk authored
Sometimes *.wb file had to be updated to produce the same result as used till now. Earlier wbgen2 had a problem accepting _align_ for the first field in a register. The bug was fixed, but we want to keep the alignment the old way (already used in the software). Hence I had to delete some of the _align_ directives.
-
- 04 Aug, 2015 3 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
- 03 Aug, 2015 2 commits
-
-
Peter Jansweijer authored
added tx_prbs_sel, sfp_tx_disable, sfp_loss, sfp_tx_fault and full width loopback to MDIO Control register. Be careful: Single bit loopback was relocated to accomodate loopback(2:0)!
-
Peter Jansweijer authored
-
- 14 Jul, 2015 1 commit
-
-
Grzegorz Daniluk authored
-
- 03 Jul, 2015 5 commits
-
-
Grzegorz Daniluk authored
Otherwise, hdlmake complains.
-
Grzegorz Daniluk authored
modules/endpoint: count rx frames at the end of rx_path chain and let wr_endpoint decide which one to export It was usefull when debugging the SWcore on high traffic load.
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
When rx buffer is full when new SOF arrives, the whole frame is dropped and not stored in the buffer. However, RTU request was still generated by the ep_rtu_header_extract. This patch prevents ep_rtu_header_extract from generating rtu request, when rxbuf is full on SOF.
-
Grzegorz Daniluk authored
phy_rdy_i was needed to fix the Virtex-6 FIFO reseting issue on the WRS. However, WRPC uses inferred fifo which has fully asynchronous reset and does not suffer from this bug. Therefore in case of the WRPC this signal can be tied to '1' or drived from the GTP serdes.
-