- 20 Apr, 2020 3 commits
-
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- 14 Apr, 2020 2 commits
-
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- 09 Apr, 2020 1 commit
-
-
Maciej Lipinski authored
This generic is dummy (does nothing), yet it is needed since the generic component declaration in genram_pkg.vhd has such generic. It has it, because the xilinx generic_dpram.vhd has such generic and uses it. TBD whether we want to attempt at providing similar functionality for altera
-
- 03 Apr, 2020 1 commit
-
-
Dimitris Lampridis authored
-
- 30 Mar, 2020 1 commit
-
-
Dimitris Lampridis authored
Reported by Olof Kindgren (@olofk). See also merge request !4. Signed-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
- 26 Mar, 2020 6 commits
-
-
Dimitris Lampridis authored
1.0.4 - 2020-03-26 ================== https://www.ohwr.org/project/general-cores/tags/v1.0.4 Added ----- - [hdl] VHDL functions to convert characters and strings to upper/lower case. - [sw][i2c] Support for kernel greater than 4.7. - [hdl] Separate synchroniser and edge detection modules. - [hdl] 8b10b encoder. Changed ------- - [hdl] Rewritten the WB master interface used in simulations. - [hdl] Reimplement gc_sync_ffs using new synchroniser and edge detectors. Fixed ----- - [sw][spi] Align polarity and phase for Rx and Tx. - [hdl][i2c] Fix reset lock for I2C master. - [hdl] Avoid cyclic dependencies for log2 ceiling functions.
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
Signed-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
Dimitris Lampridis authored
Using the guidelines from here: https://gitlab.cern.ch/be-co-ht-documents/project-management-guidelines/-/blob/master/how-to-write-changelog.rstSigned-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- 17 Mar, 2020 2 commits
-
-
Federico Vaga authored
Instead of check for version here and there, the main code always uses the latest API, and in a preprocessor ``if`` statement I implemented the compatibility layer. Like this it will be easier to apply patches from the kernel to our local driver Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
-
- 13 Mar, 2020 3 commits
-
-
Federico Vaga authored
-
Federico Vaga authored
-
Federico Vaga authored
sw: Update spi-ocores See merge request !3
-
- 11 Mar, 2020 1 commit
-
-
Tristan Gingold authored
-
- 06 Mar, 2020 4 commits
-
-
Dimitris Lampridis authored
Signed-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
Dimitris Lampridis authored
Signed-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
Dimitris Lampridis authored
Also perform cleanup of sync and edge modules. Signed-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
Tomasz Wlostowski authored
Signed-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
- 05 Mar, 2020 6 commits
-
-
Tristan Gingold authored
-
Dimitris Lampridis authored
Signed-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
Dimitris Lampridis authored
Reported by Olof Olof Kindgren (@olofk). See also merge request !4. Signed-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
Dimitris Lampridis authored
This allows them to be used right after in component declarations. Signed-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
Dimitris Lampridis authored
This is especially beneficial when trying to meet timing in the GN4124 core (on Spartan6), where the async FIFOs are clocked on one side at 200MHz. Apparently, the KEEP_HIERARCHY attribute makes it much easier for ISE 14.7 to reach timing closure. It also helps in general to ensure that the synchronisation structures remain intact and do not get merged in unpredictable ways with other parts of the design. Signed-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
Dimitris Lampridis authored
Signed-off-by: Dimitris Lampridis <dimitris.lampridis@cern.ch>
-
- 04 Mar, 2020 1 commit
-
-
Tristan Gingold authored
-
- 03 Mar, 2020 3 commits
-
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- 25 Feb, 2020 2 commits
-
-
Mamta Shukla authored
Align polarity and phase for SPI_OCORES_CTRL_Tx_NEG and SPI_OCORES_CTRL_Rx_NEG with check for SPI_CPHA and mode(CPOL). Signed-off-by: Mamta Shukla <mamta.ramendra.shukla@cern.ch>
-
Mamta Shukla authored
Signed-off-by: Mamta Shukla <mamta.ramendra.shukla@cern.ch>
-
- 19 Feb, 2020 2 commits
-
-
Christos Gentsos authored
-
Christos Gentsos authored
-
- 17 Feb, 2020 1 commit
-
-
Dimitris Lampridis authored
-
- 30 Jan, 2020 1 commit
-
-
Tristan Gingold authored
-