Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Platform-independent core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
19
Issues
19
List
Board
Labels
Milestones
Merge Requests
5
Merge Requests
5
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Platform-independent core collection
Issues
Open
19
Closed
35
All
54
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
gc_sync/gc_sync_register fail simulation under GHDL
#55
· opened
Mar 14, 2024
by
Adrian Byszuk
bug
1
updated
Mar 14, 2024
Support Verilog output with gen_sourceid tool
#54
· opened
Jan 30, 2024
by
Dimitris Lampridis
0
updated
Jan 30, 2024
Linux driver for wb simple uart
#53
· opened
Jan 23, 2024
by
Piotr Klasa
0
updated
Jan 24, 2024
inferred_async_fifo_dual_reset : spurious pulse on almost_full_int after reset
#51
· opened
Jan 22, 2024
by
Alexis Marquet
0
updated
Jan 22, 2024
add rx/tx interrupt enable in wb_uart
#50
· opened
Jan 15, 2024
by
Konstantinos Blantos
0
updated
Jan 15, 2024
add a fifo with mixed width
#49
· opened
Dec 21, 2023
by
Tristan Gingold
0
updated
Dec 21, 2023
revert version of wb_uart
#47
· opened
Dec 15, 2023
by
Konstantinos Blantos
0
updated
Dec 15, 2023
demo_vunit_ghdl_testbench
#46
· opened
Dec 12, 2023
by
Konstantinos Blantos
0
updated
Dec 12, 2023
generate_cdc_constraints.tcl creates faulty constraints with path segmentation
#43
· opened
Sep 27, 2023
by
Adrian Byszuk
bug
1
0
updated
Sep 27, 2023
Consider to contribute to Linux kernel
#32
· opened
Aug 18, 2022
by
Federico Vaga
software
0
updated
Aug 18, 2022
Genram g_show_ahead_legacy_mode does not work for virtex6
#28
· opened
Nov 03, 2020
by
Lucas Maziero Russo
0
updated
Nov 03, 2020
AXI4-lite to wishbone bride: wlast and rlast signals should be not present
#27
· opened
Oct 16, 2020
by
Gregoire Hagmann
0
updated
Oct 16, 2020
xwb_slave_adapter hangs on ACK asserted state in PIPELINE to CLASSIC mode
#26
· opened
Oct 13, 2020
by
Piotr Miedzik
1
0
updated
Oct 13, 2020
t_wishbone_byte_select definition
#25
· opened
Sep 02, 2020
by
Piotr Miedzik
0
updated
Sep 02, 2020
xwb_crossbar range verification
#21
· opened
Jan 21, 2020
by
Marek Gumiński
0
updated
Jan 21, 2020
wb_spi support for SDIO
#5
· opened
Dec 11, 2017
by
Piotr Miedzik
1
updated
Aug 06, 2019
xwb_axi4lite_bridge transaction loss
#6
· opened
Nov 08, 2017
by
Piotr Miedzik
3
updated
Aug 26, 2019
xwb_crossbar: cannot place sdb at 0x00000000
#11
· opened
Mar 13, 2017
by
Piotr Miedzik
0
updated
Aug 06, 2019
wb_spi: loosing first bit during first transfer
#12
· opened
Mar 08, 2017
by
Piotr Miedzik
2
updated
Aug 06, 2019