- 15 Dec, 2022 4 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
- 08 Nov, 2022 3 commits
-
-
Vaibhav Gupta authored
There is no general convention among drivers to define a variable with some path as a value. Some use `$(shell pwd) and some not. Thus, make everything uniform. Signed-off-by: Vaibhav Gupta <vaibhav.gupta@cern.ch>
-
Vaibhav Gupta authored
Signed-off-by: Vaibhav Gupta <vaibhav.gupta@cern.ch>
-
Vaibhav Gupta authored
Variable name 'LINUX' is very ambiguous for its purpose in the makefile. Also, this project builds as a part of COHT project which uses another variable name 'KERNELSRC' for the same purpose. Hence, this change makes this project uniform with others. Signed-off-by: Vaibhav Gupta <vaibhav.gupta@cern.ch>
-
- 10 Oct, 2022 1 commit
-
-
Pascal Bos authored
Issue occurred when "wb.ack" became active in the same cycle as "wb.stall" became inactive. The "RESPONSE_READ" state was skipped and therefore a proper handshake with the axilite bus wasn't guaranteed.
-
- 01 Sep, 2022 1 commit
-
-
Tristan Gingold authored
-
- 18 Jul, 2022 1 commit
-
-
Tristan Gingold authored
hdl/sim: Protect CIWBMasterAccessor against multiple requests See merge request !19
-
- 16 Jul, 2022 1 commit
-
-
Dimitris Lampridis authored
When performing reads/writes from multiple threads, CIWBMasterAccessor does not provide any protection, leading to data from one request being delivered to another. By replacing the data queues with SV mailboxes, we ensure that only one thread can access the mailbox at any given time. Furthermore, we add a SV event in wb_cycle_t, which is used to notify the readm()/writem() tasks that their transfer is complete, to avoid getting the result of the wrong transfer.
-
- 28 Jun, 2022 16 commits
-
-
David Belohrad authored
components purely dependent of xilinx libraries are not compiled in if target differs from xilinx
-
David Belohrad authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- 31 May, 2022 1 commit
-
-
Tristan Gingold authored
Needed to fix fmc-adc channel always 0 issue
-
- 01 Oct, 2021 1 commit
-
-
Tristan Gingold authored
Add scoped XDC constraints for CDC modules See merge request !16
-
- 30 Sep, 2021 1 commit
-
-
Adrian Byszuk authored
These XDC files can be used by Vivado projects to automatically infer proper timing constraints for CDC paths.
-
- 29 Sep, 2021 2 commits
-
-
Tristan Gingold authored
Fix reset CDC issue in gc_sync_word_rd See merge request !15
-
Tristan Gingold authored
Fix wb_ack_o violation in wb_simple_timer See merge request !14
-
- 28 Sep, 2021 2 commits
-
-
Adrian Byszuk authored
The clk_out domain mistakenly used reset from clk_in domain. Additionally, the data_out_o port had this reset signal connected mistakenly as clock enable.
-
Adrian Byszuk authored
Fixes issue #29
-
- 23 Aug, 2021 3 commits
-
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Mathis MARION authored
dev.fwnode was not set to NULL after deallocation which could wrong memory accesses. Signed-off-by: Mathis MARION <mathis.marion@grenoble-inp.org>
-
- 09 Aug, 2021 1 commit
-
-
Tomasz Wlostowski authored
-
- 29 Jul, 2021 2 commits
-
-
Federico Vaga authored
1.1.2 - 2021-07-29 ================== https://www.ohwr.org/project/general-cores/tags/v1.1.2 Fixed ----- - sw: improve compatibility with newer (> 3.10) Linux kernel versions
-
Federico Vaga authored
-