- 28 Jun, 2022 1 commit
-
-
Tristan Gingold authored
-
- 31 May, 2022 1 commit
-
-
Tristan Gingold authored
Needed to fix fmc-adc channel always 0 issue
-
- 01 Oct, 2021 1 commit
-
-
Tristan Gingold authored
Add scoped XDC constraints for CDC modules See merge request !16
-
- 30 Sep, 2021 1 commit
-
-
Adrian Byszuk authored
These XDC files can be used by Vivado projects to automatically infer proper timing constraints for CDC paths.
-
- 29 Sep, 2021 2 commits
-
-
Tristan Gingold authored
Fix reset CDC issue in gc_sync_word_rd See merge request !15
-
Tristan Gingold authored
Fix wb_ack_o violation in wb_simple_timer See merge request !14
-
- 28 Sep, 2021 2 commits
-
-
Adrian Byszuk authored
The clk_out domain mistakenly used reset from clk_in domain. Additionally, the data_out_o port had this reset signal connected mistakenly as clock enable.
-
Adrian Byszuk authored
Fixes issue #29
-
- 09 Aug, 2021 1 commit
-
-
Tomasz Wlostowski authored
-
- 21 Jan, 2021 1 commit
-
-
Grzegorz Daniluk authored
Logically it's exactly the same, but for some reason Synplify doesn't like "/=" for file opening status.
-
- 18 Jan, 2021 1 commit
-
-
Tristan Gingold authored
-
- 15 Jan, 2021 1 commit
-
-
Grzegorz Daniluk authored
-
- 12 Jan, 2021 3 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
sim/if_wb_master: fix wb classic broken in commit cbc1c428: [sim] rewrite of the WB master interface
-
Grzegorz Daniluk authored
-
- 16 Dec, 2020 1 commit
-
-
Tristan Gingold authored
-
- 09 Dec, 2020 2 commits
-
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- 01 Oct, 2020 1 commit
-
-
Grzegorz Daniluk authored
-
- 30 Sep, 2020 4 commits
-
-
Tristan Gingold authored
So that in one read access, the software can read both the status and the value and can decide if the value is correct. This avoids race issues.
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
Simplify the code and avoid possible glitches.
-
- 18 Sep, 2020 1 commit
-
-
Olof Kindgren authored
The goal is to make sure that files in the common directory don't depend on things defined elsewhere. With these changes, the only remaining issue is gc_delay_line that uses generic_dpram from genrams Signed-off-by: Olof Kindgren <olof.kindgren@gmail.com>
-
- 17 Sep, 2020 1 commit
-
-
Tristan Gingold authored
Fixes to the latest proposed_master merge See merge request !11
-
- 15 Sep, 2020 3 commits
-
-
Grzegorz Daniluk authored
-
Tomasz Wlostowski authored
-
Grzegorz Daniluk authored
-
- 14 Sep, 2020 5 commits
-
-
Tomasz Wlostowski authored
-
Federico Vaga authored
1.1.1 - 2020-09-14 ================== Fixed ----- - sw: fix SPI driver to update the spi_message->actual_length
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Mamta Shukla authored
The spi-ocore driver was not updating the actual_length field in the spi_message structure. This field could be used by SPI users to see if all bytes have been transferred. In particular we found the problem because the m25p80 driver uses the actual_length to determine if there are transmission errors (-EIO). Signed-off-by: Mamta Shukla <mamta.ramendra.shukla@cern.ch> Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 09 Sep, 2020 7 commits
-
-
Marcus Comstedt authored
The response should not be EXOKAY unless an atomic access is requested by the master using the LOCK signals. This bridge does not even support atomic accesses (it's an AXI4-Lite slave and does not have the LOCK signals) so it's required to respond OKAY even if the master does attempt an atomic access (this is how the master knows that the slave does not support atomic accesses). The AXI4-Lite specification clearly states that the EXOKAY response is not supported in AXI4-Lite.
-
Marcus Comstedt authored
The BVALID signal must be asserted once the write operation is completed. The master is not required to assert BREADY before this happens. The old code happened to work if the master tied BREADY high, which is allowed but not required.
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
Conflicts: modules/wishbone/wb_fine_pulse_gen/xwb_fine_pulse_gen.vhd
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
-