- 20 Oct, 2020 3 commits
-
-
David Cussans authored
-
David Cussans authored
-
David Cussans authored
Large number of conflicts reports - but almost all of these seem to have been white-space only README.md conflict probably not resolved correctly. Tidying up some files. This seems to have resulted in conflict with master, but I don't know how.
-
- 02 Sep, 2020 4 commits
-
-
David Cussans authored
-
David Cussans authored
-
David Cussans authored
-
David Cussans authored
Merging changes back to master. Seems to be in a state where the permissions were wrong. Creating a new branch to merge back to master
-
- 13 May, 2020 2 commits
-
-
David Cussans authored
Dcussans/8bit fine ts See merge request !2
-
David Cussans authored
-
- 03 Mar, 2020 1 commit
-
-
David Cussans authored
generate_bfm_input - text fed into HREAD must be long enough to fill variable ( e.g. HREAD into 32 bit integer needs 8 chars ) dualSERDES_1to_4 - changed delay on delayed IDELAYE2 in order to balance up delays triggerInputs_newTLU - fixed bug in code to swap between rising and falling edges TLUaddrmap.xml - added new register for optional invert edge selection. transactionGenerator_behavioural.vhd - simulation should now finish cleanly, rather than hanging in loop
-
- 02 Mar, 2020 3 commits
-
-
David Cussans authored
-
David Cussans authored
Inspection "by eye" shows linear correlation between delay of pulse and fine-grain timestamp.
-
David Cussans authored
-
- 28 Feb, 2020 1 commit
-
-
David Cussans authored
Use AIDA_tlu/components/tlu/sim/cfg/triggerInputs_newTLU_tb.dep to build with ipbb
-
- 25 Feb, 2020 7 commits
-
-
David Cussans authored
This led to some minor changes to logic_clocks. Hopefully making it more robust...
-
David Cussans authored
Fixing typo in process sensitivity list in logic_clocks. Hopefully won't have affected function ....
-
David Cussans authored
-
David Cussans authored
-
David Cussans authored
-
David Cussans authored
Dcussans/ipbus1v6 update See merge request !1
-
David Cussans authored
Removing unused files.
-
- 24 Feb, 2020 3 commits
-
-
David Cussans authored
-
David Cussans authored
Should now build against IPBus v1.6
-
David Cussans authored
-
- 04 Jul, 2019 2 commits
-
-
Paolo Baesso authored
-
Paolo Baesso authored
-
- 26 Apr, 2019 4 commits
-
-
David Cussans authored
-
-
David Cussans authored
* Incrementing version number ( now v24 )
-
David Cussans authored
* Removed unused code and signals. * Changed way strobes are generated - use 40MHz clock as input. (Should be much more robust than previous mechanism) Incremented version number to 23
-
- 17 Apr, 2019 2 commits
-
-
David Cussans authored
deleting pc051a_infra_sim.{dep,vhd} - these files were never needed deleting enclustra_ax3_pm3_infra.patch - made a copy, so don't need to patch deleting enclustra_ax3_pm3_infra.vhd - duplicate copy
-
David Cussans authored
triggerLogic_rtl.vhd - changed not to need VHDL-2008 tlu_1e.dep - changed to correct order to work with ipbb sim. Added VHDL-2008 flags top_tim.dep - top level dep file to build simulation infra_sim.vhd - infrastructure ( Ethernet Mac + IPBus control ) for simulation. IPBB not able to ignore synthesis only files
-
- 10 Apr, 2019 1 commit
-
-
David Cussans authored
-
- 09 Apr, 2019 3 commits
-
-
David Cussans authored
enclustra_ax3_pm3_infra.vhd has been copied to fmc-mtlu-gw repo.
-
David Cussans authored
adding g_BUILD_SIMULATED_MAC generic to choose between physical and simulated Phy * Modifying enclustra_ax3_pm3_infra.dep to pick up modified enclustra_ax3_pm3_infra.vhd from fmc-mtlu-gw repo rather than ipbus repo * Removing unused ( and confusing ) top_enclustra_ax3_pm3.vhd * Editing top_enclustra_tlu_v1e.vhd to pass downn g_BUILD_SIMULATED_MAC
-
David Cussans authored
to have same relationship with the clock as when in AIDA mode Bumped version to 22
-
- 29 Mar, 2019 2 commits
-
-
-
David Cussans authored
( trigger output two clock cycles of 40MHz, trigger number on reset line being clocked out at 160MHz) * Added reset circuitry to DUTInterface_AIDA_rtl.vhd * Added one extra register of clk4x ( 160MHz ) to aid with timing closure ( although Vivado not reporting negative slack - so have probably got timing contraints wrong :-o )
-
- 28 Mar, 2019 1 commit
-
-
Paolo Baesso authored
-
- 20 Mar, 2019 1 commit
-
-