added trigger latency specification (not implemented yet); renamed some WB registers to better reflect it purpose

separated registers for delay configuration (for better operability); added basic testbench for "delay configuration"; fixed few bugs around delay configuration; used WBGEN2 generated Verilog constant file for simulation; typos