Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DEL 1ns 2cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
9
Issues
9
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DEL 1ns 2cha
Commits
f33b2d1c
Commit
f33b2d1c
authored
Feb 23, 2023
by
Tom Levens
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Rename Fsm.vhd -> DelayedPulseGeneratorFsm.vhd
parent
f7b7c9a0
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
5 additions
and
5 deletions
+5
-5
DelayedPulseGenerator.vhd
hdl/ffpg/rtl/DelayedPulseGenerator/DelayedPulseGenerator.vhd
+1
-1
DelayedPulseGeneratorFsm.vhd
...pg/rtl/DelayedPulseGenerator/DelayedPulseGeneratorFsm.vhd
+3
-3
SvecFfpg.xise
hdl/svec/syn/SvecFfpg.xise
+1
-1
No files found.
hdl/ffpg/rtl/DelayedPulseGenerator/DelayedPulseGenerator.vhd
View file @
f33b2d1c
...
...
@@ -120,7 +120,7 @@ begin
end
if
;
end
process
;
cFsm
:
entity
work
.
Fsm
(
syn
)
cFsm
:
entity
work
.
DelayedPulseGenerator
Fsm
(
syn
)
port
map
(
Clk_ik
=>
Clk_ik
,
Reset_ir
=>
Reset_ir
,
...
...
hdl/ffpg/rtl/DelayedPulseGenerator/Fsm.vhd
→
hdl/ffpg/rtl/DelayedPulseGenerator/
DelayedPulseGenerator
Fsm.vhd
View file @
f33b2d1c
...
...
@@ -3,7 +3,7 @@
-- Project : FMC DEL 1ns 2cha (FFPG)
-- URL : http://www.ohwr.org/projects/fmc-del-1ns-2cha
-------------------------------------------------------------------------------
-- File : Fsm.vhd
-- File :
DelayedPulseGenerator
Fsm.vhd
-- Author(s) : Jan Pospisil <j.pospisil@cern.ch>
-- Company : CERN (BE-BI-QP)
-- Created : 2016-07-05
...
...
@@ -38,7 +38,7 @@ use ieee.numeric_std.all;
use
work
.
FfpgPkg
.
all
;
entity
Fsm
is
entity
DelayedPulseGenerator
Fsm
is
port
(
-- main signals
Clk_ik
:
in
std_logic
;
...
...
@@ -57,7 +57,7 @@ entity Fsm is
);
end
entity
;
architecture
syn
of
Fsm
is
architecture
syn
of
DelayedPulseGenerator
Fsm
is
type
t_State
is
(
s_Stop
,
...
...
hdl/svec/syn/SvecFfpg.xise
View file @
f33b2d1c
...
...
@@ -406,7 +406,7 @@
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"7"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"42"
/>
</file>
<file
xil_pn:name=
"../../ffpg/rtl/DelayedPulseGenerator/Fsm.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ffpg/rtl/DelayedPulseGenerator/
DelayedPulseGenerator
Fsm.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"BehavioralSimulation"
xil_pn:seqID=
"8"
/>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"21"
/>
</file>
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment