Remove stall signal from stb generation, -> all read data from fifo are strobed to the wishbone bus.

Uses serdes and PLL for clocking.
IODELAY are bypassed on data inputs lines.
System clock in shifted 90deg compared to input p2l clock.