Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC DEL 1ns 4cha
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 2
    • Issues 2
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC DEL 1ns 4cha
  • Wiki
  • Reviewfinedelayfmc15032012

Reviewfinedelayfmc15032012

Last edited by Erik van der Bij Mar 19, 2012
Page history

ReviewFineDelayFMC15032012

V3 Schematics and layout review held on 15 March 2012 by INCAA

INCAA, the company that will produce FMC DEL 1ns 4cha fine delay boards for CERN has reviewed the design.
The design reviewed is EDA-02267-V3-0.

This review can be seen in the file CO120041-3-2-A.pdf.


Reply by Tom Wlostowski

From: Tomasz Wlostowski
Sent: 15 March 2012 17:35
To: Erik Van Der Bij
Subject: Re: FW: Improvement suggestions to the manufacturing file EDA-02267

1.1:

- CAL_EN: loose net label, I'll remove it.

- OUT_ENA: 100 n CAP + LED diode impedance is enough.

- TERM_ENABLE: you're right, I'll add a pulldown.
- TDC_ADRx: the TDC is held in reset before initialization of MCP23S17

1.2. REFIN is single-ended (check AD9516 datasheet)

1.3.
BAR66 is an RF diode, it should be fast enough, although I'm going to check the voltage levels asap.
I don't believe that one loose pin driven at 2MHz will form an antenna, but - if we keep the diode, we
can connect the other pin to GND.
As for the parallel resistor - I checked it but didn't notice any difference in SW node waveforms. Anyway,
one extra resistor costs us nothing so I'll add it.

1.4. Why not...

1.5. Look at SW1, F1, D4 in drv_single_channel.SchDoc. IC25 is not directly connected to the output of
the card.

2.1. To be verified with DEM
2.2. Good point, I'll get rid of it.
2.3. I wanted to expose as much of this plane as possible to increase
the heat exchange surface. I'll make sure the components are separated
from the bare plane with solder mask.

3.3 -> DEM


Erik van der Bij - 19 March 2012

Files

  • CO120041-3-2-A.pdf
Clone repository
  • Cern
  • Changelog 05052011
  • Changelog 19012010
  • Changelog 20012011
  • Delay mode outputs
  • Documents
  • Driver developers information
  • Gateware release 2 0
  • Gateware release 2 1
  • Heatsink design
  • Documents
    • Fmc del 1ns 4cha images
    • Hardware and vhdl design notes
    • Long term test report
    • Project attachments
    • Technical specification draft
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.