Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC DEL 1ns 4cha
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 2
    • Issues 2
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC DEL 1ns 4cha
  • Wiki
  • Documents

Documents

Last edited by Projects Feb 12, 2019
Page history

Files

Project Attachments

User Documentation

FMC DEL 1ns 4cha Images

Technical Documentation

Technical Specification draft

Hardware and VHDL design notes

A more in-depth description of the Fine Delay's hardware, VHDL design and configuration registers in form of an engineer-to-engineer note.

Long term test report

A report showing results of 2-months long stability/performance test.

Clone repository
  • Cern
  • Changelog 05052011
  • Changelog 19012010
  • Changelog 20012011
  • Delay mode outputs
  • Documents
  • Driver developers information
  • Gateware release 2 0
  • Gateware release 2 1
  • Heatsink design
  • Documents
    • Fmc del 1ns 4cha images
    • Hardware and vhdl design notes
    • Long term test report
    • Project attachments
    • Technical specification draft
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.