Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC DEL 1ns 4cha
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 2
    • Issues 2
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC DEL 1ns 4cha
  • Wiki
  • Gateware release 2 0

Gateware release 2 0

Last edited by Tomasz Wlostowski Jun 06, 2014
Page history

FMC Delay 1ns 4cha - Gateware Release 2.0

(red) WARNING! White Rabbit support in these bitstreams may be unreliable. The delay functionality is not affected. We are working on a fix (see issue #955).


Gateware

  • v2.0 bitstream for the SVEC carrier (VME64x): svec-fine-delay-v2.0-20140331.bin
  • v2.0 bitstream for the SPEC carrier (PCIe): spec-fine-delay-v2.0-20140331.bin

Memory map

  • Top level interconnect: see ""Driver developers information"":Driver-developers-information-
  • Detailed register map: see Design notes

Drivers

Please use the Release v2014.04 or newer of the Fine Delay Software.


Documentation

  • Hardware/HDL design notes

Sources

All components correspond to the revisions with tag v2.0 in the repositories listed below:

  • FmcDelay1ns4cha repository. Dependent repositories are referenced as submodules.

Release date

  • 03.04.2014

Release notes

New features:*

  • SVEC: official support for White Rabbit on both mezzanines.
  • SVEC: squeezed A24 window size to 0x80000 to allow more than 15 cards in a crate.
  • All carriers: Support for interrupts through the VIC interrupt controller.
  • All carriers: Embedded SDB synthesis information.
  • WR Core: Integrated v2.1 of the WR PTP Core HDL and firmware.
  • FD Core: WR Core has no physical access to the mezzanine if disabled by the driver.
  • FD Core: improvements in DDMTD calibration logic. |

Major fixes:*

  • FD Core: ACAM TDC now works in G-Mode (fixes 1.5 ns timestamping errors).
  • FD Core: reset ACAM FIFO each sample (prevents timestamp corruption when pulse rate is too high).
  • FD Core: shortened arbitration period for the '89295 lines from 32 to 8 ns to achieve 600 ns minimum delay.
  • All carriers: reduced drive strength on DELAY_LEN and DELAY_VAL signals to 4 mA, preventing signal integrity issues (ringing) that were causing unreliable programming of the '89295 chips.
    ---

06 June 2014

Clone repository
  • Cern
  • Changelog 05052011
  • Changelog 19012010
  • Changelog 20012011
  • Delay mode outputs
  • Documents
  • Driver developers information
  • Gateware release 2 0
  • Gateware release 2 1
  • Heatsink design
  • Documents
    • Fmc del 1ns 4cha images
    • Hardware and vhdl design notes
    • Long term test report
    • Project attachments
    • Technical specification draft
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.