Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
R
Resource Evaluation of WR switch HDL for Ultrascale Plus
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Resource Evaluation of WR switch HDL for Ultrascale Plus
Commits
e6b48288
Commit
e6b48288
authored
Sep 20, 2019
by
Marek Gumiński
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Changed defaults of some components to values used in 18 port wrs.
Simplifies synthesis of separate blocks.
parent
19dbcf87
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
10 additions
and
10 deletions
+10
-10
xwr_endpoint.vhd
ip_cores/wr-cores-local/modules/wr_endpoint/xwr_endpoint.vhd
+8
-8
scb_top_bare.vhd
top/bare_top/scb_top_bare.vhd
+2
-2
No files found.
ip_cores/wr-cores-local/modules/wr_endpoint/xwr_endpoint.vhd
View file @
e6b48288
...
...
@@ -46,27 +46,27 @@ use work.wishbone_pkg.all;
entity
xwr_endpoint
is
generic
(
g_interface_mode
:
t_wishbone_interface_mode
:
=
CLASSIC
;
g_address_granularity
:
t_wishbone_address_granularity
:
=
WORD
;
g_interface_mode
:
t_wishbone_interface_mode
:
=
PIPELINED
;
g_address_granularity
:
t_wishbone_address_granularity
:
=
BYTE
;
g_simulation
:
boolean
:
=
false
;
g_tx_force_gap_length
:
integer
:
=
0
;
g_tx_runt_padding
:
boolean
:
=
false
;
g_pcs_16bit
:
boolean
:
=
fals
e
;
g_pcs_16bit
:
boolean
:
=
tru
e
;
g_records_for_phy
:
boolean
:
=
false
;
g_rx_buffer_size
:
integer
:
=
1024
;
g_with_rx_buffer
:
boolean
:
=
true
;
g_with_flow_control
:
boolean
:
=
tru
e
;
g_with_flow_control
:
boolean
:
=
fals
e
;
g_with_timestamper
:
boolean
:
=
true
;
g_with_dpi_classifier
:
boolean
:
=
true
;
g_with_vlans
:
boolean
:
=
true
;
g_with_rtu
:
boolean
:
=
true
;
g_with_leds
:
boolean
:
=
true
;
g_with_dmtd
:
boolean
:
=
tru
e
;
g_with_dmtd
:
boolean
:
=
fals
e
;
g_with_packet_injection
:
boolean
:
=
false
;
g_use_new_rxcrc
:
boolean
:
=
fals
e
;
g_use_new_rxcrc
:
boolean
:
=
tru
e
;
g_use_new_txcrc
:
boolean
:
=
false
;
g_with_stop_traffic
:
boolean
:
=
fals
e
;
g_ep_idx
:
integer
g_with_stop_traffic
:
boolean
:
=
tru
e
;
g_ep_idx
:
integer
:
=
0
);
port
(
...
...
top/bare_top/scb_top_bare.vhd
View file @
e6b48288
...
...
@@ -55,7 +55,7 @@ use UNISIM.vcomponents.all;
entity
scb_top_bare
is
generic
(
g_num_ports
:
integer
:
=
6
;
g_num_ports
:
integer
:
=
18
;
g_simulation
:
boolean
:
=
false
;
g_without_network
:
boolean
:
=
false
;
g_with_TRU
:
boolean
:
=
false
;
...
...
@@ -64,7 +64,7 @@ entity scb_top_bare is
g_with_PSTATS
:
boolean
:
=
true
;
g_with_muxed_CS
:
boolean
:
=
false
;
g_with_PSU
:
boolean
:
=
false
;
g_with_watchdog
:
boolean
:
=
fals
e
;
g_with_watchdog
:
boolean
:
=
tru
e
;
g_inj_per_EP
:
std_logic_vector
(
17
downto
0
)
:
=
(
others
=>
'0'
)
);
port
(
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment