Skip to content
R

Resource Evaluation of WR switch HDL for Ultrascale Plus

The aim of this project is to evaluate resources required to run wr switch HDL on Xilinx Ultrascale+ FPGA

Find file