Skip to content
GitLab
Explore
Sign in
Projects
Resource Evaluation of WR switch HDL for Ultrascale Plus
Repository
wr-switch-hdl-usp-eval
top
bare_top
scb_top_bare.vhd
Find file
Blame
History
Permalink
Changed defaults of some components to values used in 18 port wrs.
· e6b48288
Marek Gumiński
authored
Sep 20, 2019
Simplifies synthesis of separate blocks.
e6b48288