Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME64x core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME64x core
Commits
e2b58f6b
Commit
e2b58f6b
authored
Sep 11, 2017
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
simple_tb: add a scenario generic
parent
9a15705e
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
57 additions
and
41 deletions
+57
-41
top_tb.vhd
hdl/vme64x-core/sim/simple_tb/top_tb.vhd
+57
-41
No files found.
hdl/vme64x-core/sim/simple_tb/top_tb.vhd
View file @
e2b58f6b
entity
top_tb
is
entity
top_tb
is
generic
(
scenario
:
natural
range
0
to
1
:
=
1
);
end
;
end
;
library
ieee
;
library
ieee
;
...
@@ -370,7 +371,16 @@ begin
...
@@ -370,7 +371,16 @@ begin
wb_p
:
process
(
clk_i
)
wb_p
:
process
(
clk_i
)
type
slv_array
is
array
(
0
to
2
**
14
-
1
)
of
std_logic_vector
(
31
downto
0
);
type
slv_array
is
array
(
0
to
2
**
14
-
1
)
of
std_logic_vector
(
31
downto
0
);
variable
mem
:
slv_array
:
=
(
others
=>
x"1234_5678"
);
variable
mem
:
slv_array
:
=
(
0
=>
x"0000_0000"
,
1
=>
x"0000_0001"
,
2
=>
x"0000_0002"
,
3
=>
x"0000_0003"
,
4
=>
x"0000_0004"
,
5
=>
x"0000_0500"
,
6
=>
x"0006_0000"
,
7
=>
x"0700_0000"
,
others
=>
x"8765_4321"
);
begin
begin
if
rising_edge
(
clk_i
)
then
if
rising_edge
(
clk_i
)
then
if
rst_n_o
=
'0'
then
if
rst_n_o
=
'0'
then
...
@@ -382,14 +392,14 @@ begin
...
@@ -382,14 +392,14 @@ begin
ACK_i
<=
'0'
;
ACK_i
<=
'0'
;
if
STB_o
=
'1'
then
if
STB_o
=
'1'
then
if
WE_o
=
'0'
then
if
WE_o
=
'0'
then
DAT_i
<=
mem
(
to_integer
(
unsigned
(
ADR_o
(
13
+
2
downto
2
))));
DAT_i
<=
mem
(
to_integer
(
unsigned
(
ADR_o
(
13
downto
0
))));
ACK_i
<=
'1'
;
ACK_i
<=
'1'
;
end
if
;
end
if
;
end
if
;
end
if
;
end
if
;
end
if
;
end
if
;
end
if
;
end
process
;
end
process
;
tb
:
process
tb
:
process
constant
c_log
:
boolean
:
=
False
;
constant
c_log
:
boolean
:
=
False
;
...
@@ -656,6 +666,7 @@ begin
...
@@ -656,6 +666,7 @@ begin
variable
l
:
line
;
variable
l
:
line
;
variable
d
:
byte_t
;
variable
d
:
byte_t
;
begin
begin
-- Each scenario starts with a reset.
-- VME reset
-- VME reset
rst_n_i
<=
'0'
;
rst_n_i
<=
'0'
;
VME_RST_n_i
<=
'0'
;
VME_RST_n_i
<=
'0'
;
...
@@ -672,44 +683,49 @@ begin
...
@@ -672,44 +683,49 @@ begin
wait
until
rising_edge
(
clk_i
);
wait
until
rising_edge
(
clk_i
);
end
loop
;
end
loop
;
-- Read CSR
case
scenario
is
read8_conf
(
x"7_FFFF"
,
d
);
when
0
=>
assert
d
=
slave_ga
&
"000"
report
"bad CR/CSR BAR value"
severity
error
;
-- Read CSR
read8_conf
(
x"7_FFFF"
,
d
);
read8_conf
(
x"7_FFFB"
,
d
);
assert
d
=
slave_ga
&
"000"
write
(
output
,
"CSR bit reg: 0x"
&
hex
(
d
)
&
LF
);
report
"bad CR/CSR BAR value"
severity
error
;
read8_conf
(
x"7_FFEF"
,
d
);
write
(
output
,
"CSR usr bit reg: 0x"
&
hex
(
d
)
&
LF
);
read8_conf
(
x"7_FFFB"
,
d
);
write
(
output
,
"CSR bit reg: 0x"
&
hex
(
d
)
&
LF
);
-- READ CR
read8_conf
(
x"7_FFEF"
,
d
);
Dump_CR
;
write
(
output
,
"CSR usr bit reg: 0x"
&
hex
(
d
)
&
LF
);
-- Check ADER is 0
-- READ CR
read8_conf
(
x"7_ff63"
,
d
);
Dump_CR
;
assert
d
=
x"00"
report
"bad initial ADER0 value"
severity
error
;
when
1
=>
-- Set ADER
-- Check ADER is 0
write8_conf
(
x"7_ff63"
,
x"56"
);
read8_conf
(
x"7_ff63"
,
d
);
write8_conf
(
x"7_ff6f"
,
c_AM_A32
&
"00"
);
assert
d
=
x"00"
report
"bad initial ADER0 value"
severity
error
;
read8_conf
(
x"7_ff63"
,
d
);
assert
d
=
x"56"
report
"bad ADER0 value"
severity
error
;
-- Set ADER
write8_conf
(
x"7_ff63"
,
x"56"
);
-- Try to read (but card is not yet enabled)
write8_conf
(
x"7_ff6f"
,
c_AM_A32
&
"00"
);
read8
(
x"56_00_00_00"
,
c_AM_A32
,
d
);
read8_conf
(
x"7_ff63"
,
d
);
report
"read data: "
&
hex
(
d
);
assert
d
=
x"56"
report
"bad ADER0 value"
severity
error
;
assert
d
=
"XXXXXXXX"
report
"unexpected reply"
severity
error
;
-- Try to read (but card is not yet enabled)
-- Enable card
read8
(
x"56_00_00_00"
,
c_AM_A32
,
d
);
write8_conf
(
x"7_fffb"
,
b"0001_0000"
);
assert
d
=
"XXXXXXXX"
report
"unexpected reply"
severity
error
;
read8_conf
(
x"7_fffb"
,
d
);
assert
d
=
b"0001_0000"
report
"module must be enabled"
severity
error
;
-- Enable card
write8_conf
(
x"7_fffb"
,
b"0001_0000"
);
-- WB read
read8_conf
(
x"7_fffb"
,
d
);
read8
(
x"56_00_00_00"
,
c_AM_A32
,
d
);
assert
d
=
b"0001_0000"
report
"module must be enabled"
severity
error
;
report
"read data: "
&
hex
(
d
);
report
"read data: "
&
hex
(
d
);
read8
(
x"56_00_00_01"
,
c_AM_A32
,
d
);
-- WB read
report
"read data: "
&
hex
(
d
);
read8
(
x"56_00_00_00"
,
c_AM_A32
,
d
);
report
"read data: "
&
hex
(
d
);
read8
(
x"56_00_00_01"
,
c_AM_A32
,
d
);
report
"read data: "
&
hex
(
d
);
end
case
;
assert
false
report
"end of simulation"
severity
failure
;
assert
false
report
"end of simulation"
severity
failure
;
wait
;
wait
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment