V
VME64x core
A VHDL core for a VME64x slave. The other side behaves like a Wishbone master.
More info at the Wiki page
Project ID: 10696
-
Tristan Gingold authored
VME Core 64x wrapper for Verilog instantiation. See merge request !2
f85c29db
| Name |
Last commit
|
Last update |
|---|---|---|
| doc | ||
| hdl | ||
| .gitmodules | ||
| LICENSE | ||
| Manifest.py | ||
| README |