- 23 Jan, 2024 3 commits
-
-
Konstantinos Blantos authored
-
Tristan Gingold authored
Create branch wb_axi_bridge_fix and add fix for wb - axi4 lite bridge See merge request !60
-
Quentin Genoud authored
-
- 20 Dec, 2023 2 commits
-
-
Dimitris Lampridis authored
Resolve "fifo: minor cleanup" See merge request !56
-
Tristan Gingold authored
Add comments, remove components, add some default to the generics No functional changes
-
- 08 Dec, 2023 2 commits
-
-
Dimitris Lampridis authored
Addition of 2 bits in status register to clarify if you are using Virtual or Physical UART See merge request !53
-
Konstantinos Blantos authored
-
- 06 Dec, 2023 2 commits
-
-
Konstantinos Blantos authored
Addition of the generated file wb_uart_regs.vh and changes in the comments of the new registers for PHYSICAL/VIRTUAL UART
-
Konstantinos Blantos authored
-
- 18 Oct, 2023 2 commits
-
-
Tristan Gingold authored
update CHANGELOG sw changes See merge request !50
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 06 Oct, 2023 2 commits
-
-
Tristan Gingold authored
modules/axi: add mpsoc_int_gen (to generate pcie interrupts) See merge request !47
-
Tristan Gingold authored
-
- 05 Sep, 2023 4 commits
-
-
Tristan Gingold authored
fix: improve filtering to include prefixed sync_word and multi-aasd See merge request !46
-
Alexis Marquet authored
-
Tristan Gingold authored
fix: skip constraints gen for optimized out destination pins See merge request !45
-
Alexis Marquet authored
-
- 04 Sep, 2023 2 commits
-
-
Tristan Gingold authored
tools: trying to improve the CDC primitive constraint scripts to find all… See merge request !44
-
Tomasz Wlostowski authored
tools: trying to improve the CDC primitive constraint scripts to find all GC_sync and constrain them correctly, wip
-
- 12 Jun, 2023 2 commits
-
-
Federico Vaga authored
software/spi-ocores/drivers/spi/spi-ocores: fix build with kernel >= 5.13.0 See merge request !42
-
Gwenhael Goavec-Merou authored
Signed-off-by: Gwenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>
-
- 05 Jun, 2023 2 commits
-
-
Tristan Gingold authored
generate_cdc_constraints: handle gc_sync_word_* See merge request !41
-
Tristan Gingold authored
Fix some warnings
-
- 01 Jun, 2023 14 commits
-
-
Tristan Gingold authored
Resolve "fine_pulse_gen: tune clocking" See merge request !40
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
-
Tristan Gingold authored
Resolve "genram_pkg: disable bound checking in synthesis" See merge request !39
-
Tomasz Wlostowski authored
-
Tristan Gingold authored
Resolve "gc_serial_dac avoid overwrite" See merge request !38
-
Tomasz Wlostowski authored
This fixes a bug causing the TX value to lose it's LSB when valid_i is asserted before the current transfer has finished.
-
Tristan Gingold authored
Resolve "add keep attributes" See merge request !37
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
gc_reset_multi_aasd: add KEEP property on rst_chains so that we can easily constrain their timing in XDC
-
Tristan Gingold authored
Resolve "gc_pulse_synchronizer2 use async reset" See merge request !36
-
Tomasz Wlostowski authored
-
Tristan Gingold authored
Resolve "gc_sync (and other CDC constraints) not recognized by Vivado" See merge request !35
-
Tomasz Wlostowski authored
-
- 10 May, 2023 3 commits
-
-
Dimitris Lampridis authored
Add DSP cores See merge request !32
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
also define missing uint_8 type
-