Skip to content
Snippets Groups Projects
  1. Apr 21, 2020
  2. Mar 06, 2020
  3. Mar 05, 2020
    • Dimitris Lampridis's avatar
      [hdl] use KEEP_HIERARCHY for cross-clock domain modules · 90a4e385
      Dimitris Lampridis authored
      
      This is especially beneficial when trying to meet timing in the GN4124 core (on Spartan6), where the
      async FIFOs are clocked on one side at 200MHz. Apparently, the KEEP_HIERARCHY attribute makes it
      much easier for ISE 14.7 to reach timing closure.
      
      It also helps in general to ensure that the synchronisation structures remain intact and do not get
      merged in unpredictable ways with other parts of the design.
      
      Signed-off-by: default avatarDimitris Lampridis <dimitris.lampridis@cern.ch>
      90a4e385
  4. Jan 24, 2019
  5. Aug 10, 2018
  6. Jul 27, 2018
  7. Jun 08, 2018
  8. May 29, 2018
  9. Aug 25, 2017
  10. Feb 03, 2017
  11. Aug 14, 2014
  12. May 21, 2013
  13. Apr 29, 2011