- 29 Jul, 2021 4 commits
-
-
Federico Vaga authored
-
Federico Vaga authored
8.0.0.rc2 - 2021-07-29 ====================== Changed ------- - sw: better naming in `/dev` - sw: better hierarchy in `/sys` Removed ------- - sw: module parameter to se offset. This is not handled with platform_data from the top level driver.
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by:Federico Vaga <federico.vaga@cern.ch>
-
- 24 Mar, 2021 2 commits
-
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- 23 Mar, 2021 3 commits
-
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- 18 Feb, 2021 2 commits
-
-
Tristan Gingold authored
-
Tristan Gingold authored
-
- 11 Dec, 2020 1 commit
-
-
Federico Vaga authored
At the end the carrier offset value for White-Rabbit has been always constant and it depends on the hardware: - SVEC: 3000 ps - SPEC: 0 ps so, instead of complicate users life by setting this module parameter, here I am embedding it into the platform_data for the TDC. The ideal solution would be to ignore this value in software and to apply it in HDL directly. Signed-off-by:
-
- 09 Dec, 2020 1 commit
-
-
Federico Vaga authored
Signed-off-by:
-
- 04 Dec, 2020 2 commits
-
-
Federico Vaga authored
Signed-off-by: -
Federico Vaga authored
Signed-off-by:
-
- 18 Nov, 2020 2 commits
-
-
Federico Vaga authored
Signed-off-by: -
Federico Vaga authored
Signed-off-by:
-
- 17 Nov, 2020 6 commits
-
-
Federico Vaga authored
8.0.0.rc1 - 2020-11-17 ====================== Added ----- - hdl,sw: double buffering DMA support for faster timestamping - hdl,sw: design built on top of spec-base and svec-base - tst: integration tests with pytest
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by: -
Tristan Gingold authored
-
Tristan Gingold authored
-
Federico Vaga authored
wbgen2 does not generate the correct header file, wrong offset. Signed-off-by:
-
- 16 Nov, 2020 6 commits
-
-
Federico Vaga authored
Signed-off-by: -
Federico Vaga authored
Signed-off-by: -
Federico Vaga authored
Signed-off-by: -
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by: -
Federico Vaga authored
Signed-off-by:
-
- 16 Oct, 2020 3 commits
-
-
Tristan Gingold authored
-
Tristan Gingold authored
The block cannot be completly removed as it defines some registers that are still used even when the fifos are not present.
-
Tristan Gingold authored
-
- 15 Oct, 2020 6 commits
-
-
Tristan Gingold authored
-
Tristan Gingold authored
-
Federico Vaga authored
100ns is the very minimum that the TDC can accept, give 1ns of margin Signed-off-by: -
Federico Vaga authored
Signed-off-by: -
Federico Vaga authored
Signed-off-by: -
Federico Vaga authored
Signed-off-by:
-
- 14 Oct, 2020 1 commit
-
-
Federico Vaga authored
Signed-off-by:
-
- 12 Oct, 2020 1 commit
-
-
Federico Vaga authored
Signed-off-by:
-
