Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DEL 1ns 2cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
9
Issues
9
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DEL 1ns 2cha
Commits
a123e07c
Commit
a123e07c
authored
Aug 16, 2016
by
Jan Pospisil
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
added readme.txt
parent
abaf1726
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
15 additions
and
0 deletions
+15
-0
readme.txt
readme.txt
+15
-0
No files found.
readme.txt
0 → 100644
View file @
a123e07c
1) Git - make sure submodules are updated
2) make Wishbone slaves:
mkdir .\doc\manual\svec
cd .\hdl\svec\wb_gen
make carrier_csr
cd ..\..\ffpg\wb_gen
make ffpg_csr
3) in .\hdl\ffpg\rtl\ffpg_csr.vhd add this function before function "function "or" (left, right: t_ffpg_in_registers) return t_ffpg_in_registers":
function f_x_to_zero (x: unsigned) return unsigned is begin
return unsigned(f_x_to_zero(std_logic_vector(x)));
end function;
X) synthesize .\hdl\svec\syn\SvecFfpg.xise
\ No newline at end of file
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment