Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha
Commits
92c891b4
Commit
92c891b4
authored
Jan 17, 2014
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
syn: svec-fmc-adc firmware release 3.0
parent
d6208778
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
6 changed files
with
4162 additions
and
6065 deletions
+4162
-6065
sdb_meta_pkg.vhd
hdl/svec/rtl/sdb_meta_pkg.vhd
+4
-4
svec_fmc_adc_100Ms.xise
hdl/svec/syn/svec_fmc_adc_100Ms.xise
+160
-459
svec_top_fmc_adc_100Ms.par
hdl/svec/syn/svec_top_fmc_adc_100Ms.par
+87
-89
svec_top_fmc_adc_100Ms.syr
hdl/svec/syn/svec_top_fmc_adc_100Ms.syr
+2165
-3806
svec_top_fmc_adc_100Ms.twr
hdl/svec/syn/svec_top_fmc_adc_100Ms.twr
+1714
-1675
svec_top_fmc_adc_100Ms_map.mrp
hdl/svec/syn/svec_top_fmc_adc_100Ms_map.mrp
+32
-32
No files found.
hdl/svec/rtl/sdb_meta_pkg.vhd
View file @
92c891b4
...
...
@@ -54,13 +54,13 @@ package sdb_meta_pkg is
syn_module_name
=>
"svec_top_fmc_adc"
,
-- Commit ID (hex string, 128-bit = 32 char)
-- git log -1 --format="%H" | cut -c1-32
syn_commit_id
=>
"
5a411766d8fdc519df7cf02a1832c76b
"
,
syn_commit_id
=>
"
3f94d996746574776e3cf47cdb473a35
"
,
-- Synthesis tool name (string, 8 char)
syn_tool_name
=>
"ISE "
,
-- Synthesis tool version (bcd encoded, 32-bit)
syn_tool_version
=>
x"00000133"
,
-- Synthesis date (bcd encoded, 32-bit)
syn_date
=>
x"201
31004
"
,
-- Synthesis date (bcd encoded, 32-bit
, yyyymmdd
)
syn_date
=>
x"201
40116
"
,
-- Synthesised by (string, 15 char)
syn_username
=>
"mcattin "
);
...
...
@@ -70,7 +70,7 @@ package sdb_meta_pkg is
vendor_id
=>
x"000000000000CE42"
,
-- CERN
device_id
=>
x"5c01a632"
,
-- echo "svec_fmc-adc-100m14b4cha" | md5sum | cut -c1-8
version
=>
x"00030000"
,
-- bcd encoded, [31:16] = major, [15:0] = minor
date
=>
x"201
31203
"
,
-- yyyymmdd
date
=>
x"201
40116
"
,
-- yyyymmdd
name
=>
"svec_fmcadc100m14b "
));
...
...
hdl/svec/syn/svec_fmc_adc_100Ms.xise
View file @
92c891b4
This diff is collapsed.
Click to expand it.
hdl/svec/syn/svec_top_fmc_adc_100Ms.par
View file @
92c891b4
This diff is collapsed.
Click to expand it.
hdl/svec/syn/svec_top_fmc_adc_100Ms.syr
View file @
92c891b4
This diff is collapsed.
Click to expand it.
hdl/svec/syn/svec_top_fmc_adc_100Ms.twr
View file @
92c891b4
This diff is collapsed.
Click to expand it.
hdl/svec/syn/svec_top_fmc_adc_100Ms_map.mrp
View file @
92c891b4
...
...
@@ -11,46 +11,46 @@ Target Device : xc6slx150t
Target Package : fgg900
Target Speed : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date :
Mon Jul 29 12:27:12 2013
Mapped Date :
Thu Jan 16 18:35:40 2014
Design Summary
--------------
Number of errors: 0
Number of warnings: 7
Slice Logic Utilization:
Number of Slice Registers:
8,946
out of 184,304 4%
Number used as Flip Flops:
8,946
Number of Slice Registers:
9,051
out of 184,304 4%
Number used as Flip Flops:
9,051
Number used as Latches: 0
Number used as Latch-thrus: 0
Number used as AND/OR logics: 0
Number of Slice LUTs: 1
0,792 out of 92,152 11
%
Number used as logic: 10,
33
1 out of 92,152 11%
Number using O6 output only:
7,741
Number of Slice LUTs: 1
1,186 out of 92,152 12
%
Number used as logic: 10,
78
1 out of 92,152 11%
Number using O6 output only:
8,189
Number using O5 output only: 317
Number using O5 and O6: 2,27
3
Number using O5 and O6: 2,27
5
Number used as ROM: 0
Number used as Memory:
27
out of 21,680 1%
Number used as Memory:
13
out of 21,680 1%
Number used as Dual Port RAM: 0
Number used as Single Port RAM: 0
Number used as Shift Register:
27
Number using O6 output only:
9
Number used as Shift Register:
13
Number using O6 output only:
5
Number using O5 output only: 0
Number using O5 and O6:
1
8
Number used exclusively as route-thrus:
434
Number with same-slice register load:
417
Number with same-slice carry load: 1
7
Number using O5 and O6:
8
Number used exclusively as route-thrus:
392
Number with same-slice register load:
373
Number with same-slice carry load: 1
9
Number with other load: 0
Slice Logic Distribution:
Number of occupied Slices: 4,
077 out of 23,038 17
%
Nummber of MUXCYs used: 2,
192
out of 46,076 4%
Number of LUT Flip Flop pairs used: 1
2,538
Number with an unused Flip Flop: 4,
665 out of 12,538 37
%
Number with an unused LUT: 1,
746 out of 12,538
13%
Number of fully used LUT-FF pairs: 6,
127 out of 12,538 48
%
Number of unique control sets: 34
7
Number of occupied Slices: 4,
219 out of 23,038 18
%
Nummber of MUXCYs used: 2,
224
out of 46,076 4%
Number of LUT Flip Flop pairs used: 1
3,002
Number with an unused Flip Flop: 4,
961 out of 13,002 38
%
Number with an unused LUT: 1,
816 out of 13,002
13%
Number of fully used LUT-FF pairs: 6,
225 out of 13,002 47
%
Number of unique control sets: 34
2
Number of slice register sites lost
to control set restrictions: 7
77
out of 184,304 1%
to control set restrictions: 7
44
out of 184,304 1%
A LUT Flip Flop pair for this architecture represents one LUT paired with
one Flip Flop within a slice. A control set is a unique combination of
...
...
@@ -63,8 +63,8 @@ IO Utilization:
Number of LOCed IOBs: 350 out of 350 100%
Specific Feature Utilization:
Number of RAMB16BWERs:
41 out of 268 15
%
Number of RAMB8BWERs:
8 out of 536 1
%
Number of RAMB16BWERs:
38 out of 268 14
%
Number of RAMB8BWERs:
12 out of 536 2
%
Number of BUFIO2/BUFIO2_2CLKs: 3 out of 32 9%
Number used as BUFIO2s: 3
Number used as BUFIO2_2CLKs: 0
...
...
@@ -100,11 +100,11 @@ Specific Feature Utilization:
Number of STARTUPs: 0 out of 1 0%
Number of SUSPEND_SYNCs: 0 out of 1 0%
Average Fanout of Non-Clock Nets: 4.0
2
Average Fanout of Non-Clock Nets: 4.0
6
Peak Memory Usage: 6
22
MB
Total REAL time to MAP completion: 7 mins
24
secs
Total CPU time to MAP completion (all processors):
7 mins 40
secs
Peak Memory Usage: 6
31
MB
Total REAL time to MAP completion: 7 mins
47
secs
Total CPU time to MAP completion (all processors):
8 mins 4
secs
Table of Contents
-----------------
...
...
@@ -168,10 +168,10 @@ INFO:LIT:395 - The above info message is repeated 6 more times for the following
(max. 5 shown):
cmp_ddr_ctrl_bank5/cmp_ddr3_ctrl_wrapper/gen_svec_bank5_64b_32b.cmp_ddr3_ctrl
/memc5_infrastructure_inst/rst0_sync_r<24>,
N1
685
,
N1
687
,
N1
691
,
N1
693
N1
821
,
N1
823
,
N1
827
,
N1
829
To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment