Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC ADC 100M 14b 4cha
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 0
    • Issues 0
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC ADC 100M 14b 4cha
  • Wiki
  • Home

Home

Last edited by Erik van der Bij Jun 20, 2022
Page history

Project description

The FmcAdc100M14b4cha is a 4 channel 100MSPS 14 bit ADC card in FMC (FPGA Mezzanine Card) format. By default it uses only signals from the LPC rows of the HPC connector that is mounted. The gain can be set by software in three steps: +/-50mV, +/-0.5V, +/-5V. An advanced offset circuit is used in the front-end design of the ADC board, and allows a voltage shift in the range of +/-5V that is independent on the chosen gain range.


Specifications

Parameter Value
ADC component Analog Devices LTC2174CUKG-14#PBF
max. sample rate 105 MSPS (default 100MSPS)
analog bandwidth 30 MHz. DC-coupled (40 MHz possible by changing eight capacitors)
bits/sample 14 bit
ENOB original specification: 11.0, 11.5, 11.7 bit (@ /-50mV,/-0.5V, +/-5V range) see below for actual 2017 measurements
SNR original specification: 67.7 dB, 70.8 dB, 72.2 dB (@ /-50mV,/-0.5V, +/-5V range) see below for actual 2017 measurements
channels 4
connectors 4 x LEMO 00 for signals, 1 x LEMO 00 for trigger
input impedance 1 kOhm / 50 Ohm - software selectable
gain steps +/-50 mV, +/-0.5 V, +/-5 V (possibility for +/-1.0V range)
offset correction range +/- 5 V for every input voltage range
max. gain error +/- 1 % (30-70°C);+/- 2 % (0-70°C)
max. offset error +/- 0.4 % (30-70°C);+/- 0.5 % (0-70°C)
FMC to carrier interface FMC high pin count connector (HPC only used if external clock is selected)
Clock source Internal: from programmable on-board oscillator (default).
External: from dedicated FMC connector pins (HPC) when changing two capacitors.
FMC Vadj 2.5V only

Measurements on -V5. ENOB on -V6 improved by 0.3

Channel 1

Parameter Value
ENOB 9.3, 10.7, 10.8 bit (@ +/-50mV, +/-0.5V, +/-5V range)
SNR 58.2 dB, 66.6 dB, 67.5 dB (@ +/-50mV, +/-0.5V, +/-5V range)

Channel 2-4 (worst case)

Parameter Value
ENOB 9.3, 11.0, 11.2 bit (@ +/-50mV, +/-0.5V, +/-5V range)
SNR 58.2 dB, 68.4 dB, 69.6 dB (@ +/-50mV, +/-0.5V, +/-5V range)

See for other measurement results:

  • FMC ADC Hardware page, Documentation section

Project Information

  • Hardware design : Mezzanine board schematic and layout.
  • Gateware : HDL reference designs.
  • Software : Linux device driver and tools.
  • Testing : Production and functional tests.

Other information:

  • FMC ADC Hardware page, Documentation section
  • Users
  • Frequently Asked Questions
  • Discourse forum

Support

We offer the following sources of support:

  • Frequently Asked Questions
  • Discourse Forum

Please read the documentation and then the FAQ before asking for support on the mailing list.

General question about project

  • Erik van der Bij - CERN

Commercial producers

  • 4ch 105 Msps 14 bit ADC 30 MHz, INCAA Computers, Netherlands. (standard design)
  • 4ch 105 Msps 14 bit ADC 40 MHz, INCAA Computers, Netherlands.
  • FMC ADC 100M 14b 4cha, Creotech, Poland
  • FMCADC100M14B4CHA, Sundance Technology, UK

Status

Date Event
01-10-2009 Start working on project
25-10-2009 Functional specification written.
22-01-2010 FmcAdc100M14b4cha upgrade. Design revised and modified, better parameters expected.
10-02-2010 New design made with 3 input ranges and programmable offset.
04-03-2010 Improvements made, responding to design review. fmc-adc-100m14b4cha-hw:V1ReviewImprov
24-03-2010 Design review of PCB layout done. fmc-adc-100m14b4cha-hw:V1LayoutReview
09-06-2010 3 assembled boards received.
12-07-2010 One board plugged in on Xilinx development kit and powered. Debugging start.
30-07-2010 ENOB & SNR measured: >11 bits in all ranges.
08-09-2010 Issue with linearity in the 30-90 kHz region caused by offset compensation circuit being investigated.
29-09-2010 Updates to PCB made (EDA-02063-V2). Ten boards ordered. Designer left CERN.
07-01-2011 Ten V2 boards arrived.
08-03-2011 Basic HDL code written (single shot, no time stamps). Needs testing.
04-07-2011 V3 reviewed. V3 review. 3 prototypes will be built.
01-08-2011 Price Enquiry sent out for first Open Hardware production.
15-09-2011 V4 design made. Corrected some textual problems and one BOM item order number.
20-09-2011 Order for 40 cards placed with INCAA Computers (V5). Delivery in January 2012.
20-12-2011 Measured bandwidth is 30 MHz. 40 MHz bandwidth is possible by changing 2 capacitors per channel.
04-04-2012 First production received: 40 V5 cards produced by INCAA Computers.
12-03-2013 Release 1.0 of the fmc-adc gateware for SPEC is available.
19-07-2013 Firmware ported to work on the SVEC VME carrier.
17-01-2014 Release 3.0 of the fmc-adc gateware for SPEC and SVEC is available.
24-03-2014 Cards deployed in CERN's accelerator complex. Start of development to deployement: 4.5 year.
22-04-2014 CERN ordered 100 boards (V5-0) for delivery by 18/7/14 (20) and 19/9/14 (80).
07-09-2015 Over 40 installed in CERN's accelerator complex.
08-09-2017 New performance measurements being made.
09-10-2017 Detailed performance measurements made.
16-11-2017 "CERN ADC Development report for FMC-ADC-100M" draft received. Shows frequency response is OK.
25-07-2018 Extra stability measurements made: 2017 and 2018 Integration and Measurement results
09-10-2017 Detailed performance measurements made.
21-10-2019 FMC-ADC-100M Noise Measurements made to decide on alternative for obsolete L1 inductor.
24-10-2019 Power supply for -8V redesigned because of obsolescence of inductor. Many other minor issues handled in V6-0.
04-03-2020 200 of these V6-0 cards will be built for CERN.
18-03-2020 Additional FMC-ADC-100M Noise Measurements made on -V6-0 board. ENOB of channel 1 improved by 0.3.
28-01-2022 The report Fmc adc 100m adc_power_noise_measurements shows possible improvements to the design.
20-06-2022 Hardware V6-1 released, improving stability and long-term reliability (see V6-0 to V6-1 changes).

Complete status

OutdatedPages


Maciej Firmiarz, Matthieu Cattin, Erik van der Bij - 25 May 2022

Clone repository
  • Complete status
  • Documents
  • Frequently asked questions
  • Home
  • News
  • Previous versions
  • Review02032010 improvements
  • Review24032010 improvements
  • Documents
    • Bitstreams
    • Gateware manuals
    • Project attachments
    • Specifications
    • Technical hdl specification for pcie adc100m14b4cha system
    • Version 'eda 02063 v3 0' attachments
    • Images
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.