Programming languages used in this repository
-
VHDL
50.44 %
-
C
32.01 %
-
SystemVerilog
7.83 %
-
Stata
2.99 %
-
Verilog
2.62 %
-
Makefile
1.88 %
-
Python
1.26 %
-
Tcl
0.98 %
Commit statistics for master Nov 23 - Apr 05
- Total: 1464 commits
- Average per day: 0.3 commits
- Authors: 22
Commits per day of month
Commits per weekday
Commits per day hour (UTC)