Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha
Commits
2208f57e
Commit
2208f57e
authored
May 07, 2014
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
doc: Remove todo list as it's already in the gateware manual.
parent
471d64b3
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
35 deletions
+0
-35
fmcadc_todo.txt
fmcadc_todo.txt
+0
-35
No files found.
fmcadc_todo.txt
deleted
100644 → 0
View file @
471d64b3
- Remove carrier SPI master -> shift other slaves base addresses.
- Add WR core
1)for time-tags
2)for sampling clock control
- Remove mutli-irq register from interrupt controller.
-> perhaps add counters instead
- Update interface of wbgen2 generated cores (name change).
- Remove unused 250MHz clock signals, buffer
- Unify address inferfaces: put all in bytes (wishbone addr, trig pointer, ...)
-> Change GN4142-core WB bus(es) to byte address.
-> Change DDR-core WB bus(es) to byte address??
- Add error flags (interrupt?): - instead of overwriting memory for a given acquisition.
- if read during acquisition (or even block read during acq?).
- Rename decimation (and "sample rate" register) in under-sampling.
- Use 200MHz clock for WB from ddr-ctrl to gn4124-core.
- Clean-up adc core WB interface to DDR -> use only one clk (=> sys_clk)
- Replace all Xilinx FIFO by generic ones from general-cores lib (! last time I tried, it broke the DMA.).
- License header in every file -> check
- Take data for threshold trigger after offset/gain correction.
- Rename UTC core in time-tagging core or something like that.
- Test sampling clocks from 10MHz to 105MHz.
- Add sampling clock presence flag. Or better a sampling clock frequence register.
- Over-heat and input over-load interrupts??
- Time-tag for every trigger in multi-shot.
- Review reset logic.
- Add Etherbone.
- End acq interrupt generation after a acq stop command ???
- Remove huge files from git repo.
- Make the project ucfgen friendly (if anything has to be done, not sure).
- Include the git tree in a .tar.gz along with the .bin file (in the files section) for each release.
- Remove meta-info field in time-tags?
-
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment