Skip to content
GitLab
Explore
Sign in
Projects
Merge requests
Open
31
Merged
196
Closed
86
All
313
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
JTAG Breakout PCB for FMC PROFINET V2
fmc-profinet!2
· created
Jun 26, 2024
by
Bernard Guncic
Merged
0
updated
Jun 26, 2024
FMC PROFINET V2, fixed issue with JTAG, obsolete components replaced, NOR...
fmc-profinet!1
· created
Jun 19, 2024
by
Bernard Guncic
Closed
1
2
updated
Jun 26, 2024
dev/i2c_eeprom.c: Use negative offset when addr>0xff is mangled with dev addr
wrpc-sw!20
· created
Jun 11, 2024
by
Frederik Pfautsch
wrpc-v5
4
updated
Jun 26, 2024
platform/xilinx/vivado: Fix generates of clock signals that originate from phys
wr-cores!17
· created
Jun 05, 2024
by
Frederik Pfautsch
wrpc-v5
Merged
0
updated
Jun 13, 2024
modules/wrc_core/wrc_periph.vhd: Add reset signal to sensitivity list
wr-cores!16
· created
Jun 05, 2024
by
Frederik Pfautsch
wrpc-v5
Merged
0
updated
Jun 13, 2024
platform/xilinx/xwrc_platform_vivado.vhd: Generate direct DMTD clock using a BUFR
wr-cores!15
· created
Jun 05, 2024
by
Frederik Pfautsch
wrpc-v5
Merged
0
updated
Jun 13, 2024
Resolve "[Build System] Rename Docker Containers in Build Scripts"
diot-monimod!3
· created
Jun 05, 2024
by
MIchael Lettrich
bug
monimod-fantray
Merged
Approved
1
0
updated
Jun 07, 2024
WIP: Pieter fasec wrpc v5
wr-cores!14
· created
May 10, 2024
by
Pieter Van Trappen
wrpc-v5
Merged
1
updated
Jun 13, 2024
tools/genrammem: Create wrc.mem file to use with Vivado's `updatemem` command
wrpc-sw!19
· created
May 03, 2024
by
Frederik Pfautsch
0
updated
Jun 07, 2024
gc argb led drv
general-cores!67
· created
May 03, 2024
by
Tristan Gingold
Merged
0
updated
May 03, 2024
Add macro-based dpram for Xilinx/AMD 7Series FPGA
general-cores!66
· created
May 02, 2024
by
Frederik Pfautsch
Merged
0
updated
May 03, 2024
dev/simple-uart.c: Implement missing purge functions
wrpc-sw!18
· created
May 02, 2024
by
Frederik Pfautsch
0
updated
Jun 07, 2024
modules/wrc_core/wrc_periph: I2C HIGH init value
wr-cores!13
· created
May 02, 2024
by
Frederik Pfautsch
wrpc-v5
Closed
3
updated
Jun 17, 2024
Addition of board specific OID that we need to control the timing output of the…
wrpc-sw!17
· created
Apr 29, 2024
by
Konstantinos Asteriou
wrpc-v5
Merged
0
updated
May 15, 2024
add -min argument to get_property PERIOD to return the minimum value of the returned list
general-cores!65
· created
Apr 16, 2024
by
Julien Egli
Merged
0
updated
Apr 16, 2024
fix snmp sfp dom accuracy
wr-switch-sw!5
· created
Mar 19, 2024
by
Fabian Mauchle
bug
0
updated
Mar 19, 2024
preserve dot-config during firmware upgrade
wr-switch-sw!4
· created
Mar 12, 2024
by
Fabian Mauchle
0
updated
Mar 12, 2024
WIP: Resolve "Use Verible for Verilog formatting"
urv-core!4
· created
Feb 12, 2024
by
Shareef Jalloq
0
WIP: Resolve "Bug: register x0 should be hardwired to zero"
urv-core!3
· created
Feb 12, 2024
by
Shareef Jalloq
0
updated
Feb 12, 2024
Resolve "Would you be happy to integrate FuseSoC core files into the repo?"
urv-core!2
· created
Feb 07, 2024
by
Shareef Jalloq
Merged
1
updated
Feb 12, 2024
Prev
1
2
3
4
5
…
16
Next