Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Projects
Overview
Overview
Details
Activity
Issues
906
Issues
906
List
Board
Labels
Milestones
Merge Requests
32
Merge Requests
32
Members
Members
Collapse sidebar
Close sidebar
Open sidebar
Projects
Issues
Open
3
Closed
20
All
23
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
Bypass caps in FT4232
svec7#60
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
minor
CLOSED
1
updated
Apr 27, 2020
VAdj PSU should be controlled by the AFPGA
svec7#59
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
major
CLOSED
1
updated
Apr 27, 2020
AFPGA Flash/AFPGA configuration issues
svec7#57
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
minor
3
updated
Apr 27, 2020
Clocking: consider removing IC20 and SFP_CLK?
svec7#56
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
design
CLOSED
1
updated
Apr 27, 2020
Clocking: remove PLLFMC1_CLK/PLLFMC2_CLK.
svec7#55
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
design
CLOSED
1
updated
Apr 27, 2020
Clocking: Kintex-7 doesn't support LVPECL.
svec7#54
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
major
CLOSED
2
updated
Sep 24, 2020
IC4C: swapped Flash_MISO and Flash_MOSI lines.
svec7#53
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
critical
CLOSED
1
updated
Apr 27, 2020
Question about I/O expander connection
svec7#52
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
RFC
CLOSED
1
updated
Apr 27, 2020
Pulldowns missing on IOEXP_RCLK and IOEXP_RESET
svec7#51
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
major
CLOSED
1
updated
Apr 27, 2020
Do we need voltage translation to Vadj_FMC for FMC JTAG and I2C?
svec7#50
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
RFC
CLOSED
1
updated
Apr 20, 2020
Use CERN library components
svec7#49
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
minor
CLOSED
2
updated
Jul 19, 2020
CDCM61004 VCCVCO connection
svec7#48
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
design
RFC
CLOSED
1
updated
Apr 27, 2020
IC8 VIN decoupling cap value
svec7#47
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
RFC
CLOSED
1
updated
Apr 27, 2020
LDO Soft-start time is set to 1s, is such a long time intentional?
svec7#46
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
RFC
CLOSED
1
updated
Apr 27, 2020
AFPGA_1V0: mixed-up LDO feedback dividers
svec7#45
· opened
Apr 20, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
critical
CLOSED
1
updated
Apr 27, 2020
Perform test synthesis/P&R with the new pin assignment
svec7#41
· opened
Apr 16, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
design
0
updated
Apr 20, 2020
Documentation-related issues
svec7#40
· opened
Apr 16, 2020
by
Tomasz Wlostowski
Ready for PCB layout review.
minor
0
updated
Jul 02, 2020
DDR3 swapped
svec7#38
· opened
Apr 16, 2020
by
Mattia Rizzi
Ready for PCB layout review.
critical
CLOSED
4
updated
Apr 27, 2020
TPS74401RGWT bias
svec7#37
· opened
Apr 15, 2020
by
Mattia Rizzi
Ready for PCB layout review.
critical
CLOSED
2
updated
Apr 27, 2020
P1V0 considerations
svec7#36
· opened
Apr 15, 2020
by
Mattia Rizzi
Ready for PCB layout review.
major
CLOSED
1
updated
Apr 27, 2020
Prev
1
2
Next