Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple VME FMC Carrier 7 - SVEC7
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
12
Issues
12
List
Board
Labels
Milestones
Merge Requests
1
Merge Requests
1
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
Simple VME FMC Carrier 7 - SVEC7
Issues
#41
Closed
Open
Opened
Apr 16, 2020
by
Tomasz Wlostowski
@twlostow
Options
Report abuse
New issue
Report abuse
New issue
Perform test synthesis/P&R with the new pin assignment
DL: Have you tried this pin mapping and IO standards in ISE and Vivado?
DL: Have you tried this pin mapping and IO standards in ISE and Vivado?
👍
0
👎
0
