Commits · d4e10fafa32c804ef6a2406ca6a35d3f3515bb18 · fmc-projects / fmc-tdc / fmc-tdc-1ns-5cha-gw · GitLab

Snippets Groups Projects

This is an archived project. Repository and other project resources are read-only.

Dec 11, 2017
- fmc_tdc_core: decrease timestamp FIFO size to 512 (so that it fits in the SPEC with WPRC v4.1) · d4e10faf
  Tomasz Wlostowski authored 7 years ago and Grzegorz Daniluk committed 7 years ago
  
  d4e10faf
Mar 08, 2017
- update wrc.ram for spec to fix DAC range problem on some SPECs · b2433b14
  Grzegorz Daniluk authored 8 years ago
  
  b2433b14
Jan 17, 2017
- include WRPC LM32 firmware v2.1 for SVEC · 7b2bad61
  Evangelia Gousiou authored 8 years ago
  
  7b2bad61
- include WRPC LM32 firmware v2.1 · 8597e333
  Grzegorz Daniluk authored 8 years ago
  
  8597e333
- adding Xilinx ISE project file for SPEC · 4d681a60
  Grzegorz Daniluk authored 8 years ago
  
  4d681a60
- update gennum core version · 1170651f
  Grzegorz Daniluk authored 8 years ago
  
  1170651f
May 22, 2015
- top: updated synthesis descriptors · 3b60a1ec
  Tomasz Wlostowski authored 9 years ago
  
  3b60a1ec
May 19, 2015
- hdl: SPEC top level with refurbished TDC core · 5765c94d
  Tomasz Wlostowski authored 9 years ago
  
  5765c94d
May 18, 2015
- top/spec: removed non-WR top level · caaf87ad
  Tomasz Wlostowski authored 9 years ago
  
  caaf87ad
Apr 29, 2015
- hdl: independent FIFO buffers per channel - top level verified on the SVEC · c2a10e64
  Tomasz Wlostowski authored 9 years ago
  
  c2a10e64
Apr 14, 2015
- first version with per-channel FIFOs instead of a shared circular buffer · 8b800231
  Tomasz Wlostowski authored 9 years ago
  
  8b800231
Apr 10, 2015
- fmc_tdc_wrapper: squeezed direct readout into 64kB address range · 4e08d33b
  Tomasz Wlostowski authored 9 years ago
  
  4e08d33b
- hdl/syn/svec: added missing Manifest file · 8600d4e2
  Tomasz Wlostowski authored 9 years ago
  
  8600d4e2
- hdl: use proposed_master of general-cores · 5ae41634
  Tomasz Wlostowski authored 9 years ago
  
  5ae41634
Apr 09, 2015
- hdl: various fixes: · d23de3f5
  Tomasz Wlostowski authored 9 years ago
```
- squeezed A24 address range to 0.5 MB (to fit a full 24-slot VME crate with TDCs)
- fixed IRQ line synchronization issue
```
  d23de3f5
- hdl/ip_cores: use latest VME core · 35b478e1
  Tomasz Wlostowski authored 9 years ago
  
  35b478e1
Apr 03, 2015
- top/svec: single, WR-only top level · 92b7f5e7
  Tomasz Wlostowski authored 9 years ago
  
  92b7f5e7
Mar 26, 2015
- fixed .gitignore · 3ee4e288
  Tomasz Wlostowski authored 9 years ago
  
  3ee4e288
- testbench: sample top level testbench for SVEC · 389734e7
  Tomasz Wlostowski authored 9 years ago
  
  389734e7
- top/svec: single system-clock synchronous version for the SVEC carrier, removed no-WR top level · b358b1ed
  Tomasz Wlostowski authored 9 years ago
  
  b358b1ed
- rtl: compile fixes for system-clock synchronous redesign of the core · 6fbfbd34
  Tomasz Wlostowski authored 9 years ago
  
  6fbfbd34
- rtl: moved full mezzanine wrapper code & direct readout module to the core sources directory · 5f48c026
  Tomasz Wlostowski authored 9 years ago
  
  5f48c026
Mar 25, 2015
- fmc_tdc_wrapper: no need for cross-clocking IRQ signal after clock tree rewrite · 2d00d3ef
  Tomasz Wlostowski authored 9 years ago
  
  2d00d3ef
- rtl: rewrote circular_buffer to use generic RAM instead of an NGC · 22139218
  Tomasz Wlostowski authored 9 years ago
  
  22139218
Mar 20, 2015
- hdl: added OHWL repos as Git submodules. Removed .ngc cores (will replace with genrams) · 9e39ab1f
  Tomasz Wlostowski authored 9 years ago
  
  9e39ab1f
- removed all old IP cores, will switch to git submodules · fa16e238
  Tomasz Wlostowski authored 9 years ago
  
  fa16e238
- merged clock tree fixes branch · bf36a0c8
  Tomasz Wlostowski authored 9 years ago
  
  bf36a0c8
- move hdl one dir up · 4d472dcb
  Tomasz Wlostowski authored 9 years ago
  
  4d472dcb
- move hdl one dir up · 5250eede
  Tomasz Wlostowski authored 9 years ago
  
  5250eede
- removed unnecessary signal · 32fba6fc
  Tomasz Wlostowski authored 9 years ago
  
  32fba6fc
Mar 18, 2015
- TDC core wisbhone now synchronous to system clock · 1b4e6b54
  Tomasz Wlostowski authored 10 years ago
  
  1b4e6b54
- wrtd wrapper: add access to TDC control regs from WRNC DP port (for WR locking in RT) · 1f8235d9
  Tomasz Wlostowski authored 10 years ago
  
  1f8235d9
Feb 20, 2015
- fixes to accommodate interface changes by Eva · 8b1ee79a
  Tomasz Wlostowski authored 10 years ago
  
  8b1ee79a
Nov 04, 2014
- added missing ip_cores:-/ · 7bb56989
  egousiou authored 10 years ago
  
  7bb56989
Aug 14, 2014
- merged optimizations · 2d2d830b
  Tomasz Wlostowski authored 10 years ago
  
  2d2d830b
- wip · aee4cec7
  Tomasz Wlostowski authored 10 years ago
  
  aee4cec7
- Merged Eva's latest changes · 489536a5
  Tomasz Wlostowski authored 10 years ago
  
  489536a5
Jul 14, 2014
- continued docs cleanup · d2fce695
  Evangelia Gousiou authored 10 years ago
  
  d2fce695
- doc updated links · 3d004c86
  Evangelia Gousiou authored 10 years ago
  
  3d004c86
Jul 08, 2014
- - documents cleanup (only docs relevant to gateware are left in this repo) · 0e03989b
  egousiou authored 10 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@187 85dfdc96-de2c-444c-878d-45b388be74a9
```
  0e03989b