Explore GitLab

Discover projects, groups and snippets. Share your projects with others


  • Projects / RF Multiplexer 8ch 1GHz

    This is a PCB-design + Arduino firmware for an Ethernet-controlled 1:8 RF-multiplexer. It allows selecting as output one of eight input-channels, as commonly used e.g. in timing-laboratories when one wants to measure many RF-sources (clock outputs like 1PPS or 10MHz) with a single instrument (frequency or time-interval counter). The design is for two independent MUX-boards to fit in a 1U 19” rack enclosure. For more information, see the wiki

    1
    updated
  • Projects / Companies

    Companies using the Open Hardware Repository

    1
    updated
  • Projects / DIOT - Distributed IO Tier

    Distributed I/O Tier - these are electronics modules installed close to a particle accelerator in radiation-exposed or radiation-free areas controlled by the master in the Front-end tier over the fieldbus. These are usually FPGA-based boards sampling digital and analog inputs, driving outputs and performing various safety critical operations. More info at the Wiki page

    1
    updated
  • Projects / FMC ADC 1G 8b 2cha

    The FmcAdc1G8b2cha is a 2 channel 1GSPS 8 bit ADC card in FMC (FPGA Mezzanine Card, VITA 57.1) format using a Low Pin-Count (LPC) connector.

    More info at the Wiki Page

    1
    updated
  • Projects / HEV - High Energy Ventilator

    The open-source HEV ventilator implements the modes PC-A/C, PC-A/C-PRVC, PC-PSV and CPAP More info at the Wiki page

    1
    updated
  • Projects / FMC DIO 5ch TTL a

    FmcDIO5chTTLa is a 5-bit port digital IO card in FMC form-factor. Each single-bit port can be configured individually as input or output. The I/Os on LEMO 00 connectors are TTL compatible. Commercially available. More info at the Wiki page

    1
    updated
  • Projects / DIOT Igloo2-based radiation-tolerant System Board

    DI/OT Igloo2-based System Board for radiation-exposed DI/OT applications. More info at the Wiki page

    1
    updated
  • Projects / SPEC7

    A simple 4-lane PCIe carrier for a FPGA Mezzanine Card (VITA 57). It supports the White Rabbit timing and control network. More info at the Wiki page

    1
    updated
  • Projects / White Rabbit Switch - Hardware V4

    This project covers the hardware development of version 4 of the White Rabbit switch. More info at the Wiki page

    1
    updated
  • 1
    updated
  • Projects / Level conversion circuits

    The level conversion board project hosts a set of boards in VME form factor, with additional remote diagnostics/monitoring via I2C.

    0
    updated
  • Projects / HiCCE-FMC-128

    We have designed an FPGA Mezzanine card (standard FMC/Vita 57) for high-channel-count electrophysiology, with 128 channels (potentially up to 512), based upon Intan Tech's RHA2132 (2 uV rms input-referred noise), sampled at 25kHz 18bit by AD7982. We are basing our design on the reference design provided by Reid Harrison of Intan Tech for their 16-channel evaluation board. The expected cost of the device should be under 5000$.

    In order to have an integrated solution we intend to have as default carrier the Opal Kelly Shuttle LX1, an inexpensive USB FMC carrier with an excellent USB controller. The integrated solution will be completed with software on the PC side to grab to disk continuously and/or display in some fashion all 128 channels.

    Our status: We have an alpha card. It has passed most tests---we can grab from any channel at 1MS/s. We have an alpha microcode: it grabs from any channel and stores on the PC.

    Our current team: Marcelo Magnasco (Rockefeller University, New York), design. Andres Cicuttin (ICTP, Trieste), schematics + fpga Maria Liz Crespo (ICTP, Trieste), fpga Sanjee Abeytunge (MSKCC, New York) layout Nicholas Joseph (RU) Macintosh drivers

    0
    updated
  • Projects / PHASE

    PHASE (Portable Hardware Analyzer with Sharing Explorer) aims at unifying hardware debugging in a single tool. From the host machine, a user may graphically interconnect components to describe the connection between his computer and the target device to debug. For example, a USB JTAG cable might be the root node, connected to an Arria2 development board with a CPLD and an FPGA, containing a LM32 processor.

    Wherever possible, PHASE fetches design descriptions from the internet based on the detected JTAG IDCODEs, USB vendor IDs, or PnP BUS information. In the preceding example, each step of the chain would be automatically detected. The USB cable from the vendor+product codes, the FPGA from the JTAG IDCODE and the LM32 from the Arria2's sld hub. The user would now be presented with read/write access to the data and instruction buses for visual inspection or firmware loading. Furthermore, the user could launch gdb to halt and single-step the embedded LM32 CPU.

    If a device is not yet described, the user may assemble a driver out of the reusable software components. For example, an Altera USB-Blaster driver is just a FTDI device chained with a byte packeter and a JTAG bit banger. Once the design has been graphically assembled, it is automatically scanned for attached JTAG devices and the USB cable design is shared online with any future users of the same cable.

    0
    updated
  • Projects / OpenPicus

    OpenPicus is an Italian project made to fill the gap between Embedded Low Cost and Wireless. Picus modules are based on the well known Microchip PIC 24F 16bit processor connected to a Wireless Transceiver (WI-FI or BLUETOOTH). The OpenPicus Framework let you develop your Apps in easy way even without specific experience with Communication protocols. The IDE is also FREE and you can create, compile and download to the modules yoru Apps, no programming tools are needed.

    0
    updated
  • Projects / RHINO

    RHINO (Reconfigurable Hardware Interface for computiNg and radiO) is a compute platform consisting of a FPGA element with dedicated memory, high speed communication, and FMC-LPC (Vita 57.1) IO expansion slots, all controlled via an ARM Cortex A8 processor running the BORPH operating system.

    For progress updates, follow us on twitter @rhinoplatform

    0
    updated
  • Projects / FMC ADC 125M 14b 1ch DAC 600M 14b 1ch

    An FMC board with an analog 125 MS/s input and an analog 600 MS/s output for RF applications.

    More info at the Wiki page
    0
    updated
  • 0
    updated
  • Projects / nanoFIP - Gateware

    Gateware (HDL design) for nanoFIP.

    0
    updated
  • Projects / Machines and tools

    Project holding machines and mechanical hardware tools as subproject.

    0
    updated
  • Projects / FMC DEL 1ns 4cha - stand-alone application

    A fully operational stand-alone FMC Delay card based White-Rabbit node which can be initialized and perform periodic calibrations without requiring to be plugged on a PC, reducing final system cost, size and power consumption. More info at the Wiki page

    0
    updated