S
SPEC7
A simple 4-lane PCIe carrier for a FPGA Mezzanine Card (VITA 57). It supports the White Rabbit timing and control network. More info at the Wiki page
Project ID: 10952
| Name |
Last commit
|
Last update |
|---|---|---|
| doc | ||
| hdl | ||
| hw | ||
| sw | ||
| .gitignore | ||
| .gitlab-ci.yml | ||
| .gitmodules | ||
| README.md |