[RTU/port]: added debugging option to config which enables to force only fast or full match (fa1d44e5) · Commits · Projects / White Rabbit Switch - Gateware · GitLab

Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

W

White Rabbit Switch - Gateware
- Activity
- Members
- Labels
- Releases
- Environments
- Incidents
- Service Desk

Snippets Groups Projects

Projects
White Rabbit Switch - Gateware
Commits
fa1d44e5

Commit fa1d44e5 authored 11 years ago by

Maciej Lipinski

Downloads
- Patches
- Plain Diff

[RTU/port]: added debugging option to config which enables to force only fast or full match

parent f8abf39d

Branches

Tags

No related merge requests found

Changes 9

Hide whitespace changes

Inline Side-by-side

Showing

modules/wrsw_rtu/rtu_port_new.vhd 44 additions, 13 deletions

modules/wrsw_rtu/rtu_port_new.vhd
modules/wrsw_rtu/rtu_private_pkg.vhd 2 additions, 1 deletion

modules/wrsw_rtu/rtu_private_pkg.vhd
modules/wrsw_rtu/rtu_wbgen2_pkg.vhd 5 additions, 1 deletion

modules/wrsw_rtu/rtu_wbgen2_pkg.vhd
modules/wrsw_rtu/rtu_wishbone_slave.vhd 13 additions, 3 deletions

modules/wrsw_rtu/rtu_wishbone_slave.vhd
modules/wrsw_rtu/rtu_wishbone_slave_new.wb 21 additions, 0 deletions

modules/wrsw_rtu/rtu_wishbone_slave_new.wb
modules/wrsw_rtu/xwrsw_rtu_new.vhd 2 additions, 0 deletions

modules/wrsw_rtu/xwrsw_rtu_new.vhd
sim/regs/rtu_regs.vh 6 additions, 0 deletions

sim/regs/rtu_regs.vh
sim/simdrv_rtu.sv 31 additions, 11 deletions

sim/simdrv_rtu.sv
testbench/scb_top/main.sv 25 additions, 2 deletions

testbench/scb_top/main.sv

with 149 additions and 31 deletions

0% or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment