Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple VME FMC Carrier SVEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
14
Issues
14
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple VME FMC Carrier SVEC
Repository
54618b729a0112964f19b9bd6222f5aeb4b22865
Switch branch/tag
svec
hdl
platform
xilinx
kintex7
svec7-mig
svec7_ddr_controller_mig_mig_sim.v
Find file
Blame
History
Permalink
platform: re-genrated MIG for final pin assignment
· abea73b8
Tomasz Wlostowski
authored
Oct 02, 2020
abea73b8
svec7_ddr_controller_mig_mig_sim.v
69.5 KB
Edit
Web IDE
Replace svec7_ddr_controller_mig_mig_sim.v
×
Attach a file by drag & drop or
click to upload
Commit message
Replace svec7_ddr_controller_mig_mig_sim.v
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
