Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
SPEC7
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
SPEC7
Commits
00380314
Commit
00380314
authored
Jul 01, 2020
by
Pascal Bos
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Added buildname stamping to elf-included bitfiles, fixed duplicate in proj_file_list
updated wr-cores
parent
a50bdd3b
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
3 additions
and
5 deletions
+3
-5
proj_file_list.txt
hdl/spec7_ref_design/syn/proj_file_list.txt
+1
-2
wr-cores
hdl/wr-cores
+1
-1
viv_do_all.tcl
sw/scripts/viv_do_all.tcl
+1
-2
No files found.
hdl/spec7_ref_design/syn/proj_file_list.txt
View file @
00380314
...
...
@@ -80,7 +80,6 @@
../../wr-cores/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd
../../wr-cores/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo_dual_rst.vhd
../../wr-cores/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd
../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_axi4lite_bridge/xwb_axi4lite_bridge.vhd
../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd
../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd
../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd
...
...
@@ -189,4 +188,4 @@
../../wr-cores/top/spec7_ref_design/spec7_wr_ref_top.bmm
# include hardware version ID un FPGA USER_ID register:
hdl_version.xdc
\ No newline at end of file
hdl_version.xdc
wr-cores
@
156e8d6b
Subproject commit
b7f11baf76b84ea00af1d57763a42d54808dface
Subproject commit
156e8d6b4603cfe42b35e77d7050cae26da0e050
sw/scripts/viv_do_all.tcl
View file @
00380314
...
...
@@ -134,5 +134,4 @@ set bitfile_name ${proj_name}_[string range $device 3 6]_[clock format [clock se
file copy ./work/$
{
proj_name
}
.runs/impl_1/$
{
proj_name
}
.bit ../$
{
bitfile_name
}
.bit
file copy ./$
{
proj_name
}
.mmi ../$
{
bitfile_name
}
.mmi
# ------------------------------------------------------------------------------
exec updatemem -meminfo ./$
{
proj_name
}
.mmi -data
${lm32_wrpc_elf}
-bit ./work/$
{
proj_name
}
.runs/impl_1/$
{
proj_name
}
.bit -proc
${lm32_wrpc_instpath}
-out ../$
{
bitfile_name
}
_elf.bit -force
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment