Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
SPEC7
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
SPEC7
Repository
6a36bede277736f1fabafa99b5ce4ea592ecffe8
Switch branch/tag
spec7
hdl
sim
sit5359_tst
VSim_Functional.tcl
Find file
Blame
History
Permalink
sit5359 test via XM105 Xilinx debug card
· 6a36bede
Peter Jansweijer
authored
Jan 10, 2022
6a36bede
VSim_Functional.tcl
484 Bytes
Edit
Web IDE
Replace VSim_Functional.tcl
×
Attach a file by drag & drop or
click to upload
Commit message
Replace VSim_Functional.tcl
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
