Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Issues
Open
7
Closed
34
All
41
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Last updated
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
circular dependenceis
#52
· opened
Nov 07, 2014
by
Adrian Fiergolski
bug
CLOSED
0
updated
Feb 12, 2019
VHDL: conent of generate
#51
· opened
Nov 07, 2014
by
Adrian Fiergolski
bug
CLOSED
1
updated
Feb 12, 2019
library support
#50
· opened
Nov 10, 2014
by
Adrian Fiergolski
bug
CLOSED
1
updated
Feb 12, 2019
Ugly report messages if synthesis tool not found
#48
· opened
Feb 07, 2015
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Feb 12, 2019
Vivado doesn't support SPEC V4 counter test
#47
· opened
Feb 07, 2015
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Feb 12, 2019
VHDL: attributes
#46
· opened
Mar 27, 2015
by
Adrian Fiergolski
bug
CLOSED
1
updated
Feb 12, 2019
Cannot list files from outside a top module
#42
· opened
Mar 24, 2016
by
Javier D. Garcia-Lasheras
bug
CLOSED
0
updated
Feb 12, 2019
Wrong version for ISE project in generated .xise files
#41
· opened
Mar 24, 2016
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Feb 12, 2019
Hdlmake now depends on the networkx package
#39
· opened
Mar 30, 2016
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Feb 12, 2019
Add legacy support for Altera tools
#33
· opened
Apr 14, 2016
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Feb 12, 2019
Flatten option for Fetch doesn't work
#16
· opened
Jul 22, 2016
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Feb 12, 2019
Do not fetch submodules recursively
#15
· opened
Jul 22, 2016
by
Javier D. Garcia-Lasheras
bug
CLOSED
1
updated
Feb 12, 2019
VHDL parser: split entity and architecture
#3
· opened
Mar 21, 2018
by
Adrian Fiergolski
bug
CLOSED
1
updated
Feb 12, 2019
VHDL parser: instantiations with archietecture selection
#2
· opened
Mar 21, 2018
by
Adrian Fiergolski
bug
CLOSED
1
updated
Feb 12, 2019
Prev
1
2
Next