circular dependenceis
The HDLmake creates circular dependencies. The reason is line in the Makefile:
$(VERILOG_OBJ): $(VHDL_OBJ)
Why VHDL objects supposed to be compiled before VHDL ? What if VHDL module contains Verilog sub-modules ? I think it is a bug.