Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
H
Hdlmake
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 13
    • Issues 13
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 2
    • Merge Requests 2
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • Hdlmake
  • Issues

  • Open 13
  • Closed 102
  • All 115
New issue
Recent searches
  • Priority Created date Last updated Milestone Due date Popularity Label priority
  • fetchto variable should be converted to an absolute path
    #118 · opened Dec 05, 2022 by Dimitris Lampridis   bug
    • 0
    updated Dec 05, 2022
  • Dependency parser and vhd files
    #104 · opened Jan 23, 2020 by A. Hahn
    • 1
    updated Jan 23, 2020
  • Xilinx ISE: make project fails if project file exists
    #99 · opened Sep 11, 2019 by Dimitris Lampridis   bug
    • 0
    updated Sep 11, 2019
  • Cannot simulate or synthesize if I have multiple vhdl files
    #98 · opened Aug 15, 2019 by Karthik Selvan
    • 0
    updated Aug 15, 2019
  • DISCUSSION: Find the best way to support 'attirbutes' kind for modules or files
    #96 · opened Jun 03, 2019 by Nicolas Chevillot   feature
    • 9
    updated Jun 04, 2019
  • DISCUSSION: getting rid of parsers (and automatic dependencies)
    #95 · opened Jun 03, 2019 by Tristan Gingold
    • 3
    updated Jan 12, 2023
  • Allow absolute paths in manifests
    #94 · opened May 01, 2019 by Nicolas Chevillot
    • 1
    • 0
    updated May 01, 2019
  • Expand environment variables in module/files paths
    #93 · opened May 01, 2019 by Nicolas Chevillot
    • 0
    updated Jun 03, 2019
  • VHDL parser should create relations for package without library
    #12 · opened Nov 15, 2016 by Nicolas Chevillot   bug
    • 1
    updated Mar 30, 2019
  • multitline signal declaration generates wrong relations in VHDL
    #13 · opened Nov 14, 2016 by Nicolas Chevillot   bug
    • 0
    updated Feb 12, 2019
  • String Element inside $display Verilog function will be misinterpreted as module
    #17 · opened Jun 02, 2016 by Andreas Bergmann   bug
    • 2
    updated Mar 30, 2019
  • Relations missing for VHDL package to be used in system verilog
    #20 · opened Jun 01, 2016 by Nicolas Chevillot   bug
    • 6
    updated Feb 12, 2019
  • Parameter is misinterprated and misinterpreted as (missing) module
    #34 · opened Apr 13, 2016 by Andreas Bergmann (Consult)   bug
    • 1
    updated Mar 30, 2019