Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
2
Merge Requests
2
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
9308e8ba
Commit
9308e8ba
authored
Oct 29, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
testsuite: add a test for icarus include.
parent
a94820ca
Hide whitespace changes
Inline
Side-by-side
Showing
5 changed files
with
67 additions
and
1 deletion
+67
-1
Makefile.ref
testsuite/083icarus_include/Makefile.ref
+48
-0
Manifest.py
testsuite/083icarus_include/Manifest.py
+8
-0
macros.v
testsuite/083icarus_include/inc/macros.v
+1
-0
vlog.v
testsuite/083icarus_include/vlog.v
+6
-0
test_all.py
testsuite/test_all.py
+4
-1
No files found.
testsuite/083icarus_include/Makefile.ref
0 → 100644
View file @
9308e8ba
########################################
# This file was generated by hdlmake #
# http://ohwr.org/projects/hdl-make/ #
########################################
TOP_MODULE
:=
gate
IVERILOG_OPT
:=
#target for performing local simulation
local
:
sim_pre_cmd simulation sim_post_cmd
VERILOG_SRC
:=
vlog.v
\
VERILOG_OBJ
:=
work/vlog/.vlog_v
\
VHDL_SRC
:=
VHDL_OBJ
:=
simulation
:
include_dirs $(VERILOG_OBJ) $(VHDL_OBJ)
iverilog
$(IVERILOG_OPT)
-s
$(TOP_MODULE)
-o
$(TOP_MODULE)
.vvp
-c
run.command
include_dirs
:
echo
"# IVerilog command file, generated by HDLMake"
>
run.command
echo
"+incdir+inc"
>>
run.command
work/macros/.macros_v
:
inc/macros.v
work/vlog/.vlog_v
:
vlog.v
\
work/macros/.macros_v
echo
$<
>>
run.command
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
sim_pre_cmd
:
sim_post_cmd
:
CLEAN_TARGETS
:=
$(LIBS)
run.command ivl_vhdl_work work
clean
:
rm
-rf
$(CLEAN_TARGETS)
mrproper
:
clean
rm
-rf
*
.vcd
*
.vvp
.PHONY
:
mrproper clean sim_pre_cmd sim_post_cmd simulation
testsuite/083icarus_include/Manifest.py
0 → 100644
View file @
9308e8ba
action
=
"simulation"
sim_tool
=
"iverilog"
top_module
=
"gate"
include_dirs
=
[
'inc'
]
files
=
[
"vlog.v"
]
testsuite/083icarus_include/inc/macros.v
0 → 100644
View file @
9308e8ba
`define
MACRO
12
testsuite/083icarus_include/vlog.v
0 → 100644
View file @
9308e8ba
`include
"macros.v"
module
gate
;
initial
$
display
(
"hello"
)
;
endmodule
testsuite/test_all.py
View file @
9308e8ba
...
...
@@ -126,9 +126,12 @@ def test_isim_windows():
hdlmake
.
main
.
hdlmake
([])
compare_makefile_xilinx
()
def
test_icarus
():
def
test_icarus
_012
():
run_compare
(
path
=
"012icarus"
)
def
test_icarus_include_083
():
run_compare
(
path
=
"083icarus_include"
)
def
test_libero
():
run_compare
(
path
=
"013libero"
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment