Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
295335c4
Commit
295335c4
authored
Aug 10, 2016
by
Javier D. Garcia-Lasheras
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Promote 'check_all_fetched_or_quit' to public method
parent
421036fe
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
5 additions
and
5 deletions
+5
-5
action.py
hdlmake/action/action.py
+2
-2
core.py
hdlmake/action/core.py
+1
-1
writer.py
hdlmake/tools/writer.py
+2
-2
No files found.
hdlmake/action/action.py
View file @
295335c4
...
...
@@ -73,11 +73,11 @@ class Action(list):
return
new_module
def
_
check_all_fetched_or_quit
(
self
):
def
check_all_fetched_or_quit
(
self
):
"""Check if every module in the pool is fetched"""
if
not
self
.
is_everything_fetched
():
logging
.
error
(
"Fetching must be done before
makefile generation
.
\n
"
"Fetching must be done before
continuing
.
\n
"
"The following modules remains unfetched:
\n
"
"
%
s"
,
"
\n
"
.
join
([
str
(
m
)
for
m
in
self
if
not
m
.
isfetched
])
...
...
hdlmake/action/core.py
View file @
295335c4
...
...
@@ -131,7 +131,7 @@ class ActionCore(Action):
def
merge_cores
(
self
):
"""Merge the design into a single VHDL and a single Verilog file"""
self
.
_
check_all_fetched_or_quit
()
self
.
check_all_fetched_or_quit
()
logging
.
info
(
"Merging all cores into one source file per language."
)
flist
=
self
.
build_file_set
()
base
=
self
.
env
.
options
.
dest
...
...
hdlmake/tools/writer.py
View file @
295335c4
...
...
@@ -39,8 +39,8 @@ class WriterSim(object):
def
simulation_makefile
(
self
):
"""Execute the simulation action"""
self
.
pool
.
_check_all_fetched_or_quit
()
self
.
_check_simulation_makefile
()
self
.
pool
.
check_all_fetched_or_quit
()
tool_name
=
self
.
pool
.
get_top_module
()
.
manifest_dict
[
"sim_tool"
]
tool_dict
=
{
"iverilog"
:
self
.
iverilog
,
"isim"
:
self
.
isim
,
...
...
@@ -129,8 +129,8 @@ class WriterSyn(object):
def
synthesis_project
(
self
):
"""Generate a project for the specific synthesis tool"""
self
.
pool
.
_check_all_fetched_or_quit
()
self
.
_check_synthesis_project
()
self
.
pool
.
check_all_fetched_or_quit
()
tool_object
=
self
.
_load_synthesis_tool
()
tool_info
=
tool_object
.
TOOL_INFO
path_key
=
tool_info
[
'id'
]
+
'_path'
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment