-
Dimitris Lampridis authoredWithout this option, the two outputs of the module are in different clock domains. The frequency value is in the clk_in domain, while the "valid" flag is in the system clock domain. With the new option, if set to TRUE, both outputs will be in the system clock domain.
686760c9
| Name |
Last commit
|
Last update |
|---|---|---|
| doc | ||
| modules | ||
| platform | ||
| sim | ||
| syn/gsi_pexaria2a/wishbone_demo | ||
| testbench | ||
| tools | ||
| top/gsi_pexaria2a/wishbone_demo | ||
| .gitignore | ||
| Manifest.py | ||
| README.md |