Skip to content
Snippets Groups Projects
Grzegorz Daniluk's avatar
Grzegorz Daniluk authored
Xilinx defines almost full threshold not as the used words in the FIFO but as
number of available empty words (UG363 - Virtex 6 FPGA Memory Resources
4ff1dac6
Name Last commit Last update
..
common
genrams
wishbone