Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
P
Platform-independent core collection
Manage
Activity
Members
Labels
Plan
Issues
15
Issue boards
Milestones
Wiki
Code
Merge requests
5
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
Platform-independent core collection
Commits
898be73f
Commit
898be73f
authored
13 years ago
by
Tomasz Wlostowski
Browse files
Options
Downloads
Patches
Plain Diff
wishbone: wb_slave_adapter: now asserts STB until ACKed in classic mode
parent
05296b35
Branches
Branches containing commit
Tags
Tags containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd
+6
-6
6 additions, 6 deletions
modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd
with
6 additions
and
6 deletions
modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd
+
6
−
6
View file @
898be73f
...
...
@@ -169,25 +169,25 @@ begin -- rtl
p_gen_control
:
process
(
slave_in
,
slave_out
,
master_in
,
master_out
)
begin
if
(
g_
slave
_mode
=
PIPELINED
and
g_
master
_mode
=
CLASSIC
)
then
if
(
g_
master
_mode
=
PIPELINED
and
g_
slave
_mode
=
CLASSIC
)
then
if
(
fsm_state
=
IDLE
)
then
master_out
.
stb
<=
slave_in
.
stb
;
else
master_out
.
stb
<=
'0'
;
end
if
;
slave_out
.
stall
<=
'0'
;
elsif
(
g_
slave
_mode
=
CLASSIC
and
g_
master
_mode
=
PIPELINED
)
then
elsif
(
g_
master
_mode
=
CLASSIC
and
g_
slave
_mode
=
PIPELINED
)
then
if
(
fsm_state
=
WAIT4ACK
)
then
master_out
.
stb
<=
'1'
;
else
master_out
.
stb
<=
slave_in
.
stb
;
end
if
;
if
(
master_out
.
cyc
=
'1'
)
then
slave_out
.
stall
<=
'0'
;
if
(
fsm_state
=
WAIT4ACK
)
then
slave_out
.
stall
<=
not
slave_out
.
ack
;
else
slave_out
.
stall
<=
not
master_in
.
ack
;
slave_out
.
stall
<=
'0'
;
end
if
;
else
master_out
.
stb
<=
slave_in
.
stb
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment