genrams: rewrote altera variants using altsyncram
By using altsyncram directly, we get the follow benefits: * clear control of read-write resolution behaviour * can specify a mif file for initialization * eliminates warnings about dual-port clock inference timings
Showing
- modules/genrams/altera/Manifest.py 1 addition, 0 deletionsmodules/genrams/altera/Manifest.py
- modules/genrams/altera/generic_dpram.vhd 232 additions, 201 deletionsmodules/genrams/altera/generic_dpram.vhd
- modules/genrams/altera/generic_simple_dpram.vhd 249 additions, 0 deletionsmodules/genrams/altera/generic_simple_dpram.vhd
- modules/genrams/altera/generic_spram.vhd 85 additions, 112 deletionsmodules/genrams/altera/generic_spram.vhd
Please register or sign in to comment