-
Tomasz Wlostowski authored
- the clock should be clk_sys_62m5 - DDR controller in the SPEC assumes WORD addressing on Wishbone
a76db159
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
Manifest.py | ||
synthesis_descriptor.vhd | ||
wr_spec_tdc.ucf | ||
wr_spec_tdc.vhd |