wr_spec_tdc: two fixes in DDR DMA connection:
- the clock should be clk_sys_62m5 - DDR controller in the SPEC assumes WORD addressing on Wishbone
Showing
Please
register
or
sign in
to comment
- the clock should be clk_sys_62m5 - DDR controller in the SPEC assumes WORD addressing on Wishbone