-
Tomasz Wlostowski authored
- the clock should be clk_sys_62m5 - DDR controller in the SPEC assumes WORD addressing on Wishbone
a76db159
Name |
Last commit
|
Last update |
---|---|---|
doc | ||
hdl | ||
.gitignore | ||
.gitmodules | ||
Manifest.py |
- the clock should be clk_sys_62m5 - DDR controller in the SPEC assumes WORD addressing on Wishbone
Name |
Last commit
|
Last update |
---|---|---|
doc | Loading commit data... | |
hdl | Loading commit data... | |
.gitignore | Loading commit data... | |
.gitmodules | Loading commit data... | |
Manifest.py | Loading commit data... |