Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC FSI photodetection module 8ch
Project
Project
Details
Activity
Cycle Analytics
Issues
34
Issues
34
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Create a new issue
Jobs
Issue Boards
Open sidebar
Projects
FMC FSI photodetection module 8ch
Issues
Open
34
Closed
1
All
35
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Due date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
5V power supply power dissipation too high
#2
· opened
Mar 05, 2021
by
Tomasz Wlostowski
review-1
to-be-implemented
2
updated
Mar 19, 2021
Consider using a Buck/LDO combo for +5V
#3
· opened
Mar 05, 2021
by
Tomasz Wlostowski
review-1
to-be-implemented
0
updated
Mar 19, 2021
Gain/test control for the TIAs should be individual for each channel.
#5
· opened
Mar 05, 2021
by
Tomasz Wlostowski
review-1
to-be-implemented
0
updated
Mar 19, 2021
ADC clock circuit
#6
· opened
Mar 05, 2021
by
Tomasz Wlostowski
review-1
to-be-investigated
0
updated
Mar 19, 2021
Add OHL License Note
#1
· opened
Mar 02, 2021
by
Maciej Lipinski
review-1
to-be-implemented
0
updated
Mar 19, 2021
Photodiode bias issues
#4
· opened
Mar 05, 2021
by
Tomasz Wlostowski
review-1
to-be-implemented
0
updated
Mar 19, 2021
VGA SDO voltage level too high for the FPGA
#7
· opened
Mar 05, 2021
by
Tomasz Wlostowski
review-1
to-be-investigated
1
updated
Mar 19, 2021
SPI input levels of the VGA
#8
· opened
Mar 05, 2021
by
Tomasz Wlostowski
review-1
to-be-investigated
0
updated
Mar 19, 2021
Check that C82 is the correct value
#14
· opened
Mar 08, 2021
by
Christos Gentsos
review-1
to-be-investigated
0
updated
Mar 19, 2021
Double-check that lack of thermal reliefs won't cause tombstoning
#16
· opened
Mar 09, 2021
by
Christos Gentsos
review-1
to-be-implemented
0
updated
Mar 19, 2021
The front panel of the FMC will protrudes few cm out of the DIOT crate - this does not seem mechanically sound
#28
· opened
Mar 17, 2021
by
Maciej Lipinski
review-1
to-be-investigated
1
updated
Mar 19, 2021
CLK_[P,N] missing DIFFPAIR label
#25
· opened
Mar 10, 2021
by
Christos Gentsos
review-1
to-be-implemented
0
updated
Mar 19, 2021
BOM: J2 and J4 are the same, but have two lines
#30
· opened
Mar 18, 2021
by
Erik van der Bij
review-1
to-be-implemented
0
updated
Mar 19, 2021
Schematics and PCB: OHL texts missing
#31
· opened
Mar 18, 2021
by
Erik van der Bij
review-1
to-be-implemented
1
updated
Mar 19, 2021
TIA powered from digital +3.3V
#10
· opened
Mar 05, 2021
by
Tomasz Wlostowski
review-1
to-be-implemented
0
updated
Mar 19, 2021
Consider optimizing C8 and C9 placement wrt their vias
#15
· opened
Mar 09, 2021
by
Christos Gentsos
review-1
to-be-implemented
0
updated
Mar 19, 2021
Consider making the PD_bias plane wider
#20
· opened
Mar 09, 2021
by
Christos Gentsos
review-1
to-be-implemented
0
updated
Mar 19, 2021
Unconnected return path vias
#21
· opened
Mar 09, 2021
by
Christos Gentsos
review-1
to-be-implemented
1
updated
Mar 19, 2021
Add return path vias in various places
#22
· opened
Mar 09, 2021
by
Christos Gentsos
review-1
to-be-implemented
0
updated
Mar 19, 2021
IC13 missing decoupling capacitor
#26
· opened
Mar 10, 2021
by
Christos Gentsos
review-1
to-be-implemented
0
updated
Mar 19, 2021
Prev
1
2
Next